



UNIVERSITÀ DI PARMA

UNIVERSITÀ DEGLI STUDI DI PARMA

DOTTORATO DI RICERCA IN  
“TECNOLOGIE DELL’INFORMAZIONE”

XXXV ciclo

**Active Gate Drivers and Loss Modeling  
for the Investigation of the Controlled  
Shoot-through Phenomenon**

Coordinatore:

Chiar.mo Prof. Marco Locatelli

Tutore:

Chiar.mo Prof. Alessandro Soldati

Dottorando: Vishal Shivaji Undre

Anni 2019/2022



*Dedicated to my family.*



## Sommario

L'elettronica di potenza sta diventando sempre più importante a causa della necessità di mobilità elettrica e dei sistemi altamente efficienti e affidabili necessari per combattere il cambiamento climatico. Il duplice utilizzo di convertitori elettronici di potenza come riscaldatori sarà estremamente utile.

Nel metodo dello shoot-through controllato, il cortocircuito controllato viene creato per riscaldare il dispositivo di potenza. Questo è utile per riscaldare l'intero convertitore elettronico di potenza, creando un cortocircuito controllato senza danneggiare il dispositivo. Questa tecnica è utile per utilizzare un convertitore elettronico di potenza come riscaldatore e come dispositivo di riscaldamento per misurare la resistenza nello stato on del MOSFET. Il gate driver attivo a due livelli ( $0, V_{gs}$ ) proposto per la tecnica dello shoot-through controllato, invece, aveva dei limiti. Le limitazioni in termini di tensione di gate variabile, devono apportare manualmente modifiche al circuito per ottenere una tensione di gate diversa, ecc.

Le limitazioni vengono superate sviluppando tre livelli ( $0, V'_{gs}, V_{gs}$ ); dove  $V'_{gs}$  è la tensione di gate dinamica compresa tra zero e  $V_{gs}$ . Il gate driver ha una tensione di gate di terzo livello variabile che può essere bassa quanto la tensione di soglia del dispositivo, il che lo rende adatto per testare i MOSFET SiC.

Il diodo Zener della serie viene utilizzato per la generazione della tensione di passaggio. L'impedenza transitoria del diodo Zener in serie influisce sulla corrente di sourcing del gate e si traduce in un profilo  $V_{gs}$  diverso rispetto a quello senza la condizione del diodo Zener in serie. Pertanto, è necessario considerare un modello di perdita che consideri l'area persa. Nel caso di un diodo Zener NO in serie, la corrente di passaggio è un'onda quadra a bassa corrente di passaggio (l'autoriscaldamento non si avvia per bassa corrente). Pertanto, è possibile utilizzare il modello diretto. Se consideriamo l'autoriscaldamento del MOSFET, la resistenza nello stato on del MOSFET cambia a causa della variazione della temperatura di giunzione causata dalla corrente di drain. La forma alterata della corrente di propagazione e i rispettivi modelli di perdita sono discussi in modo approfondito. Vengono inoltre sviluppati i modelli matematici di perdita considerando l'autoriscaldamento.

La tesi si conclude con la futura applicazione del gate driver sviluppato per la scarica attiva del condensatore del collegamento CC attraverso moduli di potenza, convertitori elettronici di potenza come riscaldatore, estrazione di parametri termosensibili generando calore a livello del die ecc.



## Abstract

Power electronics is becoming more important due to the need for e-mobility and the highly efficient and reliable systems required to beat climate change. The dual use of power electronics converters as heaters will be extremely helpful.

In controlled shoot-through method, the controlled short-circuit is created to generate heat within the power electronics switches. This is helpful to heat-up complete power electronic converter, creating a controlled short circuit without damaging the device. This technique is useful for using a power electronic converter as a heater as well as a heating device in order to measure the on-state resistance of the MOSFET. The two-level ( $0, V_{gs}$ ) active gate driver proposed for the controlled shoot-through technique, on the other hand, had limitations. The limitations in terms of variable gate voltage, need to manually make changes in the circuit to get different gate voltages etc.

The limitations are overridden by developing three-level ( $0, V'_{gs}, V_{gs}$ ); where  $V'_{gs}$  is dynamic gate voltage in between zero to  $V_{gs}$ . The gate driver has a variable third level gate voltage that can be as low as threshold voltage of the device, making it appropriate for testing SiC MOSFETs or GaN Devices. The controlled shoot-through was invented and tested on the SiC MOSFET. Therefore, while developing three-level converter the SiC MOSFET is considered.

Traditionally, the series Zener diode is used for the generation of the shoot-through voltage. The transient impedance of the series Zener diode affects the gate sourcing current and results in a different gate voltage ( $V_{gs}$ ) profile than without the series Zener diode condition. Therefore, a loss model considering lost area needs to be considered. In the case of a NO Zener diode in series, the shoot-through current is a square wave at low shoot-through current (self-heating does not start for low current). Therefore, the direct model can be used. If the self-heating of the MOSFET considered, the on-state resistance of the MOSFET changes due to the change in the junction temperature caused by drain current. The altered shape of the shoot-through current and respective loss models are discussed in-depth. The mathematical loss models considering self-heating are also developed.

The thesis concludes with the future application of the developed gate driver for active discharge of DC-link capacitor through power modules, power electronic converter as a heater, extracting thermo-sensitive parameters by generating heat at the die level etc.





# Contents

<b>Introduction</b>	<b>1</b>
<b>1 State of the art in active thermal control for power electronics devices</b>	<b>5</b>
1.1 Switching loss manipulation . . . . .	8
1.2 Loading manipulation . . . . .	27
1.3 Manipulation of the convection interface . . . . .	30
1.4 Comparison of active thermal control methods . . . . .	33
1.5 State of the art on third-level gate voltage generation . . . . .	36
1.6 Summary . . . . .	38
<b>2 Controlled Shoot Through (CST) based loss modeling considering zener impedance and self-heating of MOSFET</b>	<b>45</b>
2.0.1 Transient impedance of series Zener diode . . . . .	46
2.0.2 On-state resistance ( $R_{ds(on)}$ ) dependency on temperature . . .	52
2.1 Inflection Point: Transition from negative thermal feedback to positive thermal feedback- The start of self-heating . . . . .	61
2.2 Controlled shoot-through loss models under different condition depending on series Zener diode and self-heating . . . . .	64
2.2.1 Ideal loss model for controlled shoot-through technique . .	64
2.2.2 Loss model for Zener diode in series and considering NO self-heating . . . . .	65
2.2.3 Loss model by considering self-heating . . . . .	66

2.3	Summary . . . . .	70
<b>3</b>	<b>Development of Three-level Two-degree-of-freedom Active Gate Driver (TL-2DoF-AGD)</b>	<b>71</b>
3.1	Design of Three-level Two Degree of Freedom Active Gate Driver (TL-2DoF-AGD) . . . . .	72
3.2	Third-level dynamic gate voltage generation . . . . .	77
3.3	Maximum and minimum LDO output voltage . . . . .	80
3.4	Optimization of LDO . . . . .	83
3.5	Architecture of Three-level Two Degree of Freedom Active Gate Driver (TL-2DoF-AGD) . . . . .	86
3.6	Worst case analysis (WCA) . . . . .	86
3.7	Small signal model and stability analysis . . . . .	90
3.8	Parasitic turn-on (PTO) of MOSFET . . . . .	91
3.9	Limitations of the proposed Three-level Two-degree-of-freedom Active Gate Driver (TL-2DoF-AGD) . . . . .	96
3.10	Summary . . . . .	98
<b>4</b>	<b>Results</b>	<b>99</b>
4.1	CST current due to transient impedance of Zener diode and self-heating	100
	<b>Discussion, Conclusion and Future Work</b>	<b>111</b>
<b>A</b>	<b>Schematics for Three-level two-degree-of-freedom active gate driver (TL-2DoF-AGD)</b>	<b>117</b>
A.1	Simulation circuit for different series Zener diodes . . . . .	117
A.2	Three-level Two-degree-of-freedom Active Gate Driver (TL-2DoF-AGD) schematics . . . . .	121
<b>B</b>	<b>MATLAB scripts</b>	<b>129</b>
B.1	Matlab script for pre-processing and post-processing of experimental data of calculation of transient impedance of Zener diode . . . . .	129

---

B.2 Matlab script for pre-processing and post-processing of self-heating of CST current . . . . .	135
B.3 Matlab script for characterization of isolated DC-DC converter for gate driver . . . . .	150
<b>Bibliography</b>	<b>151</b>
<b>thanks</b>	<b>165</b>



# List of Figures

1.1	Inside structure of power electronic module. . . . .	6
1.2	Lifetime plot of Hybridpack <sup>TM</sup> 2. . . . .	7
1.3	Variable switching frequency flowchart to maintain $T_{jmax}$ within limits. . . . .	10
1.4	Junction temperature with constant switching frequency and variable switching frequency. . . . .	11
1.5	$R_{ds(on)}$ as a function of operating temperature and gate voltage. . . . .	13
1.6	On-state resistance increase with decrease in the gate voltage. The thermal swing limited to 50°C. . . . .	14
1.7	Two level gate driver to turn-on and turn-off MOSFET in two stages. . . . .	15
1.8	Energy lost during turn-on of WBG devices. . . . .	16
1.9	(a) System overview, (b) Capacitance adjustment. . . . .	17
1.10	(a) Varying RC snubber's capacitance from $C_{min}$ to $C_{max}$ , (b) Delay in voltage rise. For logic representation only. . . . .	17
1.11	Experimental validation for switching loss with various value of buffer capacitors. Power dissipation for (a) Turn-on stage and (b) Turn-off stage. . . . .	18
1.12	Switchable gate resistor array to control switching losses for Active Thermal Control (ATC). . . . .	19
1.13	Algorithm to select equivalent gate resistance value. . . . .	20
1.14	Junction temperature variation with variable gate resistor array (Red) and conventional gate driver (Green). . . . .	20

1.15 Three-level dynamic gate voltage generation using operational amplifier. . . . .	21
1.16 : (a) Three-level gate signal, (b) Dynamic gate voltage $V_{gs,dyn}$ waveform, (c) Drain-source current $i_{ds(t)}$ (t) and minimum current $i_{min(t)}$ , (d) Conduction losses waveform, (e) Junction temperature response from analytical model, (f) Junction temperature response from equivalent circuit model (ECM). . . . .	22
1.17 Voltage Source Gate Driver Vs. Current Source Gate Driver. . . . .	23
1.18 Circuit schematic for adaptive current source gate driver. . . . .	24
1.19 EMC measurement with low gate current in the voltage and the current transition. . . . .	24
1.20 Controlled shoot-through technique. . . . .	26
1.21 Area lost and neglected for controlled shoot-through current. . . . .	26
1.22 Controlling reactive power to reduce thermal cycling. . . . .	28
1.23 Thermal cycling of 3L-NPC inverter during wind gust. (a) Without reactive power; (b) With under-excited reactive power; (c) With overexcited reactive power. . . . .	28
1.24 Limiting load current during peak current requirement. . . . .	29
1.25 Simulation results of a startup process with (a) $T_c = 40^\circ\text{C}$ (b) $T_c = 60^\circ\text{C}$ . . . . .	30
1.26 Water cooling for IGBT press pack. . . . .	31
1.32 Control system for adaptive heat sink using Magnetohydrodynamic pump [40]. . . . .	32
1.33 Block diagram of Magnetohydrodynamic pump for junction temperature control of IGBT. . . . .	33
1.34 Multiple stages of voltages used for multi-level gate driver . . . . .	36
1.35 Manual adjustable LDO used to generate third-level dynamic gate voltage . . . . .	37
1.36 Realized gate driver showing manually changing third-level gate voltage. . . . .	37
1.37 Voltage injection gate driver. . . . .	38

1.27	Air cooled power module (a) heat sink with multiple fins (b) heatsink with modified heat sink for better performance. . . . .	41
1.28	(a) Radiator based liquid cooling, (b) Helicoidal flow based cylindrical annulus heat sink for better performance, (c) Multichannel flow below Direct Bond Copper substrate, (d) Liquid cooling of diode for very high power application like hydro and wind power generation. . . . .	42
1.29	Liquid cooling of power electronic converter. . . . .	43
1.30	DCM™1000 power module for Next Generation Automotive Traction inverter based on Swirl Effect by Danfoss® [54]. . . . .	43
1.31	(a) Parallel flow of the coolant, (b) Swirl effect in river . . . . .	44
2.1	Hardware architecture of two-level gate driver [22]. . . . .	46
2.2	Transient impedance of Zener diode with different Zener voltages. . . . .	47
2.3	V-I characteristics of Zener diode. . . . .	48
2.4	Turn-on transient of the MOSFET . . . . .	49
2.5	Circuit diagram to evaluate switching speed with Zener diode in series ( $V_{zener}=3V$ , Manufacturer part number: DIODES Incorporates® BZX84C3V0-7-F), and Wolfspeed® C2M0080120D. . . . .	50
2.6	Zener diode effect on the switching speed of the MOSFET ( $F_s=10kHz, R_g=3.3\text{ ohm}$ ) . . . . .	51
2.7	Charging of gate charges including miller plateau. . . . .	53
2.8	Circuit diagram for measurement of transient impedance of the Zener diode $D_{zener}$ . L+ is sourcing path and L- is sinking path. . . . .	53
2.9	The $V_{gs}$ shape changes due to change in the gate current. Red trace without Zener diode and Blue trace is Zener diode in series with gate driver. The change in gate current is due to transient impedance of Zener diode ranging from 10- 180 $\Omega$ . The change in gate results in change in the drain current. Test conducted with switching frequency $f_{sw} = 1\text{ kHz}$ . . . . .	54
2.10	Mobility carrier decreases with increase in temperature. . . . .	56
2.11	Threshold voltage linearly decrease with increase in temperature. . . . .	57

2.12	Equivalent R-C thermal model of MOSFET, heat-sink and ambient.	59
2.13	Typical representation of inflection point separating negative thermal feedback region and positive thermal feedback region $V_{ds} \geq 10$ V [73]. . . . .	62
2.14	Shoot-through current ( $I_{st}$ ) with 3V Zener diode in series. Wolfspeed <sup>®</sup> C2M0080120D, $V_{dc} = 100$ V. . . . .	66
2.15	Shoot-through current ( $I_{st}$ ) No Zener diode in series. Wolfspeed <sup>®</sup> C2M0080120D, $V_{dc} = 100$ V. . . . .	67
2.16	CST current shape without Zener diode in series. Point $P$ is inflection point. The area A, B and C are shown to define the loss model. The <b>RED trace</b> shows ideal shoot-through current and <b>BLACK trace</b> shows shoot-through current due to self-heating. . . . .	68
3.1	Selection of gate resistor power rating based on repetitive pulse power graph from manufacturer for CRCW0805 Vishay <sup>®</sup> [80]. . . . .	73
3.2	RC filter stage to generate reference voltage to PWM controlled LDO stage. Blue line represents output of RC filter and Red line represents output of PWM controlled LDO. . . . .	74
3.3	Non-linearity of output voltage of optocoupler ACPL-4800-000E Broadcom <sup>®</sup> [81]. . . . .	75
3.4	Equivalent circuit of load current required to charge the gate of the MOSFET. . . . .	77
3.5	Characterization of isolated DC-DC converter (RECOM RP-2415D) for the TL-2DoF-AGD. . . . .	78
3.6	Low dropout regular (LDO) for third-level dynamic gate voltage generation and sinking MOSFET for higher slew rate during fall time. . . . .	80
3.7	Output of Three-level two-degree-of-freedom Active Gate Driver (TL-2DoF-AGD). . . . .	81
3.8	Block diagram of TL-2DoF-AGD: Three gate driver ICs (SI8271) in parallel for traditional, shoot-through and gate turn-off operation. . . . .	81



3.9	Three level two-degree-of-freedom active gate driver (TL-2DoF-AGD). A: Isolated DC-DC power supply (24V - 15V ), B: Optocouplers, C: LDO for 5V logic (15V-5V), D: Third-level voltage generation stage, E: Fixed gate voltage IC (15V), F: ST gate voltage IC, G: Gate driv- ing IC for gate charge sinking small signal MOSFET, H: Schottky diodes, I: Gate resistors, J: High side MOSFET, K: Low side MOS- FET (DUT), L: DC-link capacitor . . . . .	85
3.10	Architecture of Three-level two-degree-of-freedom Active Gate Driver (TL-2DoF-AGD). . . . .	87
3.11	Control signals for the gate driver . . . . .	88
3.12	Circuit diagram for worst case analysis for shoot-through voltage generation stage. Component tolerances $\pm 10\%$ . . . . .	89
3.13	Results for worst case analysis with $\pm 10\%$ tolerances in the resistors (R1, R2, R4) and capacitor (C1). . . . .	89
3.14	Small signal model of dynamic third level gate voltage generation stage.	91
3.16	Block diagram of small signal model. . . . .	91
3.15	Stability analysis of third-level dynamic gate voltage generation stage.	92
3.17	Pole zero analysis of third-level dynamic gate resistance generation stage. . . . .	93
3.18	Accidental shoot-through of leg. ST: shoot-through, $I_{drain}$ : Drain cur- rent. . . . .	94
3.19	Charging of miller capacitance and inducted voltage higher than thresh- old voltage . . . . .	95
3.20	Spurious turn-on voltage with increase in gate resistance ( $R_g$ ) (simu- lation). . . . .	97
4.1	Electro-thermal simulation of IRPP65R045C7 MOSFET in SIMPLIS/SIMetrix <sup>®</sup> : $R_{ds(on)}$ changes with junction temperature due to self-heating. Dashed blue line: $T_j$ at constant temperature, Blue line: $T_j$ changes due to shoot-through current, and magma line represent varying $T_j$ due to shoot-through current. (Simulation) . . . . .	102

4.2	Controlled shoot-through current shape change due to presence of 3V and 7.5V series Zener diode (Experimental). Wolfspeed <sup>®</sup> C2M0080120D SiC MOSFET, $V_{ds}=100V$ , $T_c=80^\circ C$ (Experimental). Results post-processed in MATLAB <sup>®</sup> and script is available in Appendix B.2. . . . .	103
4.3	Controlled shoot-through current shape change due to presence of 3V and 7.5V series Zener diode (Experimental). Wolfspeed <sup>®</sup> C2M0080120D SiC MOSFET, $V_{ds}=300V$ , $T_c=80^\circ C$ . Results post-processed in MATLAB <sup>®</sup> and script is available in Appendix B.2. . . . .	104
4.4	Transfer characteristics (Experimental) of Wolfspeed <sup>®</sup> C2M0080120D SiC MOSFET with 3 V, 7.5 V and without series Zener diode at 100 V and 300 V Drain to source voltage. (Experimental). . . . .	106
4.5	Simulation of Wolfspeed <sup>®</sup> C2M0080120D SiC MOSFET Junction temperature in LTspice <sup>®</sup> with $V_{ds}=100 V$ , 300 V and 3 V, 7.5 V and without series Zener diode. (Simulation). . . . .	107
4.6	Experimental setup for testing TL-2DoF-AGD for controlled shoot-through technique. Setup containing Microcontroller Control Unit (MCU), control board, Device Under Test (DUT), current probe and Load. . . . .	108
4.7	Complete experimental setup showing high voltage power supply, logic power supply, oscilloscope, gate driver and laptop to upload firmware in onboard microcontroller (STM32F446RE). . . . .	109
A.1	3V Zener diode in series with gate driver to generate third level gate voltage. . . . .	118
A.2	7.5V Zener diode in series with gate driver to generate third level gate voltage. . . . .	119
A.3	Third voltage generation with Three-level two-degree-of-freedom Active Gate Driver (TL-2DoF-AGD) for third-level gate voltage generation. . . . .	120
A.4	PWM and PWM shoot-through (PWM ST) signals are combined using OR logic gate. . . . .	122

---

A.5	Optocoupler for optical isolation between microcontroller logic and gate driver. The isolation voltage is 3.75 kV. . . . .	123
A.6	Third voltage generation stage using PWM controlled low dropout regulator. . . . .	124
A.7	Traditional gate driver IC are Third voltage gate driver IC in parallel and operate in complementary to each other. The separate gate driving IC for the sinking MOSFET. . . . .	125
A.8	TL-2DoF AGD top layer pcb layout. Design according to IPC <sup>®</sup> -2221. . . . .	126
A.9	TL-2DoF AGD bottom layer pcb layout . . . . .	127



# List of Tables

- 1.1 Active thermal control methods discussed in this following sections. 8
- 1.2 Summary of active thermal control techniques. . . . . 35
- 1.3 Summary of Third level gate voltage generation techniques. . . . . 39
  
- 2.1 Summary of simulation as shown in Figure 2.6 at  $F_s= 10$  kHz. . . . . 50
  
- 3.1 Truth table for output combination of PWM, PWM ST and EN signals.  $V_{gs}$ : gate to source voltage,  $V_{st}$ : shoot-through voltage,  $\emptyset$ : Pull low. GD stands for “Traditional gate driver IC”, ST GD stands for “Shoot-through gate driver IC”. . . . . 82



# Introduction

The UN Climate Change Conference of the Parties (COP26) conducted in Glasgow in 2021 aimed to unite all nations in a single forum to fight against climate change. Its first aspiration is to assure global net zero by 2050 and keep 1.5 °C within achievable reach. Countries are being advised to come forward with challenging 2030 emissions reduction targets that coordinate with accomplishing net zero by 2050. Collective efforts by all countries are essential. Therefore, most countries have committed to their independence from fossil fuels or net-zero carbon emissions [1].

One of the main reasons behind the electrification of the transportation system is increasing environmental awareness and oil shortages. The fluctuation in oil prices also gives motivation for electrified transportation. According to the International Energy Agency (IEA), greenhouse gas emissions are expected to grow by two-fold between 2005 and 2050, necessitating major policy initiatives [2].

Power electronics is the key driving system of the present day. Therefore, efficiency and reliability directly impact the environment. With an increase in temperature, the reliability of the power device's life decreases. Active gate drivers are important parts of achieving efficiency and reliability of the power switches.

Therefore, thermal swing (also called temperature gradient) plays a vital role in the reliability of power devices. The temperature gradient decreased either by reducing the generated junction temperature or by increasing the junction temperature when power cycling is not active. In the case of lowering the temperature, generating heat is reduced in the first place. However, it is not possible in most applications due to the high demand for current. In another case, by increasing junction temperature,

the temperature gradient is reduced to avoid consequences that lead to reduced life of the power devices [3].

In the literature, many active thermal control techniques are available. This thesis focuses on improved models proposed in the controlled shoot-through-based active thermal control technique. The controlled shoot-through technique creates a short-circuit but in a controlled condition (by controlling the gate to source voltage). Along with commutation losses, the controlled shoot-through generated additive losses. These additive losses are used for active thermal control. The power semiconductor companies like Infineon<sup>®</sup>, Wolfspeed<sup>®</sup>, STMicroelectronics<sup>®</sup> etc., does not guarantee the lifetime of the power MOSFET die if operated in the short-circuit condition. Therefore, the controlled short circuit method using proposed gate driver in this thesis will enable opportunity to generate short circuit (controlled) without damaging the power die.

The conditions for the controlled shoot-through are summarized below [36]:

- Operation of the application should not affect.
- CST technique does not contribute to the load current. HS and LS MOSFETs are shorted.
- Load voltage should not change.
- DC voltage across half-bridge should not change.
- Applied shoot-through voltage should operate MOSFET in saturation mode.

There are many ways to obtain shoot-through voltage, like a PWM-controlled low dropout regulator, voltage follower circuit, etc. However, using a series Zener diode is an easier and comparable solution with existing two-level gate drivers. In the proposed controlled shoot-through technique series Zener diode is used to obtain shoot-through voltage. The transient impedance of the series Zener diode impacts the shoot-through current. Therefore in-depth analysis of the series Zener diode on loss model is required.



To avoid a series Zener diode, a dynamic gate voltage is required. Therefore, a three-level two-degree-of-freedom active gate driver has been designed and developed. Third-level refers to shoot-through voltage, which can dynamically vary from 0 to  $V_{gs}$ . The variable gate voltage is generated using a PWM-controlled low-dropout voltage regulator.

Not only the series Zener diode but also the self-heating of the MOSFET also affects the shoot-through current. Due to the high shoot-through current, the junction temperature suddenly rises. This results in a decrease in mobility for the carrier. Therefore, the increase in on-state resistance changes the shoot-through current shape (not an exact square wave as expected).

This thesis builds up an understanding of change in controlled shoot-through current shape. The self-heating phenomenon during shoot-through events is explained. The impact of self-heating on the loss model is discussed. A three-level two-degree-of-freedom active gate driver has been developed, which can generate dynamic gate voltage changes in time and amplitude. The hardware developed can be used as a test bench for testing short-circuit capability and analyzing self-heating phenomena.

### Relation between chapters

**Chapter 1:** Explains the importance of active thermal control and various methods to achieve it. This chapter also classifies various methods depending on the implementation techniques.

**Chapter 2:** The controlled shoot-through techniques were proposed in 2017 [36]. To obtain shoot-through voltage, the Zener diode was used (between gate driver IC output and gate of MOSFET). However, using a series Zener diode alters the shape of the gate current. The gate driver proposed in this thesis does not need a series Zener diode to achieve variable shoot-through voltage. The use of a series zener diode is interesting from the cost point of view. Therefore, this chapter discusses the loss model with the help of the proposed gate driver and series Zener diode.

The loss model also affects due to the self-heating of the MOS devices. The

inflection point of MOSFET is discussed to know the instance when the self-heating of the device starts.

**Chapter 3:** This chapter explains design and development of Three-level two-degree-of-freedom active gate driver. The detailed circuit diagram and logic required are explained. The various design parameters, Low dropout regulator saturation, optocoupler non-linearity, and gate resistor power requirement are explained.

**Chapter 4:** The controlled short circuit current by using a Zener diode in series and the proposed gate driver are compared. The shape of the controlled short circuit current is discussed when the self-heating of the devices is avoided (assumption: heat generated at the junction immediately removed).

**Discussion** In the final section discusses the outcome of the research work and future work and explains possible directions and applications of the developed gate driver.

## Chapter 1

# State of the art in active thermal control for power electronics devices

*Failure is simply the opportunity to begin again  
this time more intelligently.*

– Henry Ford

Wide-bandgap semiconductor materials are widely utilized in wireless charging, electric cars, and wind power production. They may be used to increase converter reliability due to their superior chemical stability and high power density. Temperature, however, has the most impact on reliability [4]. Temperature, however, has the most impact on reliability [4]. According to MILitary STandard (MIL-STD 217), behind capacitors, insulated-gate bipolar transistors (IGBTs) are the second most unreliable components causing inverter failure [5].

Junction temperature variations are The most significant factors driving SiC MOS-FET aging and failure. When the temperature varies, mechanical stress between the material layers arises because copper and the ceramic of the substrate have differing

thermal expansion coefficients (CTE) as shown in Figure 1.1 [6].

The power module packaging use solder joints over wire bonds, which are more susceptible to thermal fatigue. The strain on the solder joints due to thermal cycling is given as,

$$\varepsilon = \Delta\alpha\Delta T(DNP/t) \quad (1.1)$$

Where  $\varepsilon$  is the shear strain in the solder joint,  $\Delta\alpha$  is the coefficient of thermal expansion (CTE) mismatch between the die and the substrate,  $\Delta T$  is maximum temperature change during a cycle,  $DNP$  is the distance of the solder joint from the neutral point of the die, and  $t$  is threshold joint stand-off height [7]. The magnitude of strain is proportional to the maximum temperature change. Therefore, active thermal control techniques become more critical for achieving reliability and longer life [7].




Figure 1.1: Inside structure of power electronic module.

Suppressing or smoothing down the junction temperature fluctuation is an efficient technique to increase the reliability of MOSFETs. Lower temperature swing increases the life of the power devices [3]. The concept of Active Thermal Control (ATC) is to regulate junction temperature and thermal stress [8], [9].

The ATC can be used to achieve reliability in power electronics devices. Power device thermal cycling results in package-related wear-out, including bond-wire dete-

rioration, chip metallization reconstruction, and solder fatigue [10], [11]. These result from mechanical stress between materials in contact with one another that have varying thermal expansion coefficients and thermal gradients. Life estimation of power switches is done by reducing the junction temperature swing  $\Delta T_J$  [11].




Figure 1.2: Lifetime plot of Hybridpack™2.

The active thermal control (ATC) techniques can be classified into following categories [12] as shown in Table 1.1.

The Coffin–Manson–Arrhenius model is well known for estimating power electronic switches life [13].

$$N_f = a \cdot \Delta T^{-\alpha} \cdot e^{\frac{E_a}{k_B T_{j,m}}} \quad (1.2)$$

$N_f$  is the number of cycles to failure depending on thermal cycling magnitude  $\Delta T$  and average temperature  $T_{j,m}$ . The parameters  $a$ ,  $\alpha$ , and  $E_a$  extracted from the datasheet, and  $k_B$  is Boltzmann constant. From plots in Figure 1.2, the power module’s life reduces with the temperature gradient increase during the cycle. Therefore, it is important to reduce the temperature gradient. For this, additive losses are required to

Active thermal control methods	
Loss manipulation	1) Varying switching frequency 2) Varying gate voltage to change $R_{ds_{on}}$ 3) Buffer capacitor 4) Switchable gate resistor array 5) Dynamic gate driving 6) Controlled shoot-through technique
Loading manipulation	1) reactive power circulation 2) voltage and current limit
Manipulation of convection interface	1) Thermo-electric cooling 2) Air and liquid 3) Liquid metal magneto-hydrodynamic pump

Table 1.1: Active thermal control methods discussed in this following sections.

introduce in addition to switching losses. In the literature, many techniques have been proposed as active thermal controls. Those techniques are discussed in the following section.

This thesis is only focused on the SiC MOSFET. This state of art chapter analyzes the active thermal control techniques for Si MOSFET, SiC MOSFET, IGBT, and GaN devices because these methods can be extended across all MOS devices.

## 1.1 Switching loss manipulation

Turn-on and turn-off of power switches generate switching losses, and this energy dissipates as heat in the package and heatsink. The loss manipulation can be done by increasing or decreasing the switching frequency, varying the gate to source voltage, changing the input capacitor to increase the turn-on time of the MOSFET, and changing the gate resistor. This manipulation of the loss can be used to keep a lower temperature gradient from its peak operating junction temperature. All these tech-

niques are discussed in detail in this section.

The experimental/simulation plot data shown in Figure 1.4 is extracted using WebPlotDigitizer [14] and re-plotted using MATLAB.

### Varying switching frequency

The authors in [15] proposed a technique to reduce junction temperature by varying switching frequency. Power losses of the power module include loss in the die and body diode. To estimate the junction temperature, the Foster-type model is used. The junction temperature  $T_j$  compared to  $T_{jmax}$  at a particular frequency. If  $T_j$  is more than  $T_{jmax}$ , the switching frequency reduced until  $T_j$  is less than  $T_{jmax}$ . Here  $T_{jmax}$  means the maximum junction temperature set in the algorithm (not the absolute junction temperature specified by the manufacturer). The algorithm for this technique is presented as shown in Figure 1.3 [15].

The junction temperature is estimated as,

$$T_{jmax} = 2P_{av} \sum_{i=1}^n R_i \left( \frac{1 - e^{1/2f_o\tau_i}}{1 - e^{1/f_o\tau_i}} \right) + T_{ref} \quad (1.3)$$

Where  $P_{av}$  is average power loss,  $f_o$  is switching frequency/output current frequency, and  $\tau_i = R_i C_i$  is the time constant for the curve fitting in the Foster model.

The switching frequency is decreased if the junction temperature exceeds the specified limit. The algorithm for this technique is presented as shown in Figure 1.3 [15].

The simulation results for variable switching frequency are shown in Figure 1.4. The junction temperature keeps rising with an increase in the current. If the junction temperature exceeds the maximum junction temperature specified by the manufacturer, it can damage the power module.

There are several limitations and disadvantages associated with this technique.

- The components in the circuit like capacitors and inductors, are designed by considering specific switching frequency.




Figure 1.3: Variable switching frequency flowchart to maintain  $T_{jmax}$  within limits.



- The ripple current produce unwanted ripple in the motor torque and can cause damage to the bearings in the long term.
- The harmonic present in the load current will change with the switching frequency; therefore, EMC filters should be designed for a broad frequency range.




Figure 1.4: Junction temperature with constant switching frequency and variable switching frequency.

### Varying gate voltage to change $R_{ds(on)}$

The authors in [16] propose decreasing gate voltage to increase the on-state voltage to reduce the thermal swing. varying gate voltage to change on-state resistance ( $R_{ds(on)}$ ). The buck converter with 12 V input and 6 V output with 200 kHz switching frequency is realized [16]. The gate voltage varies during the conduction phase to change the on-state resistance.

The buck converter is kept in the thermal chamber, and  $R_{ds(on)}$  is calculated for the different case temperature  $T_c$  with different  $V_{gs}$ . The look-up table of  $R_{ds(on)}$  and  $V_{gs}$  is prepared. Therefore, the buck converter is in the linear region, and the drain current is linear with  $V_{gs}$ . The on-state voltage  $V_{ds}$  is given as,

$$V_{ds} = R_{ds(on)} I_D \quad (1.4)$$

The temperature rise is given as,

$$\Delta T = R_{TH} \cdot P_{av} \approx R_{TH} \cdot d \cdot V_{DS} \cdot I_D \quad (1.5)$$

Where the  $R_{TH}$  is the device's thermal resistance,  $d$  is the duty cycle, and  $P_{av}$  is the average power loss. The microcontroller gate voltage for specific  $R_{TH}$  and specific temperature is achieved. To achieve  $\Delta T$  temperature rise, the  $R_{TH}$  required is calculated as,

$$R_{TH} = \frac{\Delta T}{d \cdot V_{DS} \cdot I_D} \quad (1.6)$$

The selected MOSFET's  $R_{ds(on)}$  is  $\approx 20 \text{ m}\Omega$  at room temperature and for  $V_{gs} = 10 \text{ V}$ , its value can be increased above  $200 \text{ m}\Omega$  if a gate voltage lower than  $3 \text{ V}$  is applied as shown in Figure 1.6. Moreover, the reduction of gate voltage is expected to increase the switching losses since the switching time increases by reducing the gate voltage. The active thermal control approach, considering an ideal power cycling effect, is illustrated in [16]. A reference temperature  $T_{ref}$  is defined, determining the minimum temperature of the device. When the temperature overcomes this value, the gate voltage is increased (to its maximum value) in order to minimize  $R_{ds(on)}$  and hence the heating. On the other hand, when the temperature tends to be lower than

the reference value, the gate voltage is reduced (to increase  $R_{ds(on)}$ ), allowing to keep the desired temperature. Thanks to this strategy, the  $\Delta T$  swing is reduced with respect to the case of no active thermal control.




Figure 1.5:  $R_{ds(on)}$  as a function of operating temperature and gate voltage.

The experimental work conducted in [16] considers dynamic junction and case temperature same. If switching cycling has a lower time constant than the thermal time constant, the proposed method is not valid for active thermal control. Therefore, this method holds practical limitations due to such a hypothesis.

Similarly, a two-level gate driver for active thermal control of GaN devices is proposed in [7], [17]. The gate driver has two stages, as shown in Figure 1.7. However, the design and development of the gate driver are not explained in the papers [7], [17]. The proposed gate driver may be used for the active thermal control of SiC MOSFET.

The rise time and fall time can be controlled by using gate driver [17]. The turn-on loss becomes,




Figure 1.6: On-state resistance increase with decrease in the gate voltage. The thermal swing limited to 50 °C.

$$E_{on} = \frac{1}{2}V_{ds}I_{ds}(t_r + t_{cr}) \quad (1.7)$$

Where  $E_{on}$  is energy lost during turn-on of the device (as shown in Figure 1.8 [7]),  $t_r$  is rise-time of the device and  $t_{cr}$  is current rise time. In this case, the switching losses are controlled by varying either the device  $dV_{ds}/dt$  (current slew rate) or (current slew rate). That is achieved by varying either device rise time  $t_r$  or drain current rise time  $t_{cr}$ .




Figure 1.7: Two level gate driver to turn-on and turn-off MOSFET in two stages.

With the help of a two-level gate driver [17], the active thermal control is achieved by on-stage resistance as well as by controlling switching losses.

### Buffer Capacitor

The RC snubber circuit is well-known for reducing voltage overshoot. The RC snubber circuit can also be used for an active thermal control (ATC) by a capacitor acting as an add-on capacitance to the drain-source ( $C_{ds}$ ) [4]. During the OFF state of the




Figure 1.8: Energy lost during turn-on of WBG devices.

MOSFET, the drain current starts to drop, and the voltage across the drain to source starts to rise. By using tunable capacitance values of the RC snubber circuit, the turn-off time can be adjusted as shown in Figure 1.9 [4].

As a result, the RC buffer circuit can help lower the turn-off loss for SiC MOSFETs. The tunable capacitor is called an equivalent adjustment of buffer capacitor (EABC). The buffer circuit operates at  $C_{min}$  when the SiC MOSFET begins to switch off. The voltage curve increases slowly at  $T$  if  $C_{max}$  is connected in parallel after a delay time  $T$  through the delay switch because the buffer capacitor grows bigger to adjust the turn-off loss as shown in Figure 1.10 [4].

As a result, the delay time  $T$  may be continuously changed to control the switching loss. The swing in the junction temperature can be suppressed by adjusting the buffer capacitance. For continuous online adjustment of the capacitor, a delay switch is specifically used to modify the equivalent buffer capacitance [4].

The disadvantages of this technique are,




Figure 1.9: (a) System overview, (b) Capacitance adjustment.




Figure 1.10: (a) Varying RC snubber's capacitance from  $C_{min}$  to  $C_{max}$ , (b) Delay in voltage rise. For logic representation only.




Figure 1.11: Experimental validation for switching loss with various value of buffer capacitors. Power dissipation for (a) Turn-on stage and (b) Turn-off stage.

- If snubber capacitance is higher, the heat dissipation condition increases [4]. Instead, optimize gate loop inductance is always a better idea than placing snubber capacitor. Using a snubber circuit may require more than four layers in PCBs and decrease the converter efficiency [18].
- Depending on the capacitance inserted for the required loss, dead time must be changed dynamically. Any miscalculation of dead time leads to an uncontrolled shoot-through.

### Switchable gate resistor arrays

The power cycling leads to a temperature change at the junction of power devices. The high-temperature gradient causes cracking at the bond wire [19]. To control the shape of the gate voltage and increase the reliability of power devices, the switchable gate resistor array is proposed in [13, 20–22]. The proposed method uses gate circuitry with adjustable gate resistances to increase or decrease the gate sourcing current. The gate-sourcing current controls the switching speed of the power device. This is accomplished by choosing a small, middle, and large with a high gate resistance to control the gate sourcing current. However, this technique is not practical for



parallel power switches.

$$\Delta T_j = f(V_{dc}, I_L, f_o, f_{sw}, V_{ge}, R_g) \quad (1.8)$$

As stated in Equation 1.8, the switching loss is function of various terms like  $V_{dc}$  DC-link voltage,  $I_L$  load current,  $f_o$  output current frequency,  $f_{sw}$  switching frequency,  $V_{ge}$  on-state gate to emitter voltage (eventually  $R_{ds(on)}$ ) and  $R_g$  gate resistance. The switching losses during turn-on and turn-off are adjusted by manipulating the gate resistance. However, these approaches would alter the output voltage harmonic spectrum and may affect the load current [23].




Figure 1.12: Switchable gate resistor array to control switching losses for Active Thermal Control (ATC).

Implementing gate resistor array selection for automotive and aerospace applications is challenging due to space and higher gate loop inductance. The gate loop inductance varies depending on the selection of the gate array. This should be taken into consideration in the final application. The power converter operates at ultra-high switching frequency then; there is no time to select the gate resistor array [20].

The algorithm for the switchable gate resistor array is shown in Figure 1.13. The




Figure 1.13: Algorithm to select equivalent gate resistance value.




Figure 1.14: Junction temperature variation with variable gate resistor array (Red) and conventional gate driver (Green).

lookup table is set to control turn-on, turn-off, and conduction loss. The gate resistor combination is selected to control the turn-on and turn-off losses.

### Dynamic gate driving

Dynamic gate driving gives control over the shape and switching timing of the power devices. Various dynamic gate-driving methods for active thermal control are discussed.

The three-level dynamic gate driver is proposed in [23], [24]. In order to quickly switch the power device, the higher gate voltage is applied (18 V) as shown in Figure 1.15. The operational amplifier-based circuit generates the dynamic voltage as shown in Figure 1.15. The detailed circuit design and implementation of dynamic gate voltage is not discussed in [23], therefore comparing it with the proposed gate driver in this thesis (Chapter 3) is not possible.




Figure 1.15: Three-level dynamic gate voltage generation using operational amplifier.

The gate output of dynamic gate voltage is shown in Figure 1.16(a). The gate driver can vary gate voltage dynamically, as shown in Figure 1.16(b). The Conduction losses can be shaped as shown in Figure 1.16(c);  $P_{ref}$  and  $P_{dyn}$  are conduction losses with traditional two-level gate driver and three-level gate driver, respectively [23]. The junction temperature swing is lowered by 3 K as shown in Figure 1.16(e) and (f).

The dynamic gate voltage is used to drive the gate of the power device to maintain consistent conduction losses [23]. The detailed time-instances for turn-off of the 18 V is not discussed. Higher gate voltage at the instance of peak drain current can cause ringing in the drain current due to high  $\frac{di_{drain}}{dt}$  [25].




Figure 1.16: : (a) Three-level gate signal, (b) Dynamic gate voltage  $V_{gs,dyn}$  waveform, (c) Drain-source current  $i_{ds}(t)$  (t) and minimum current  $i_{min}(t)$ , (d) Conduction losses waveform, (e) Junction temperature response from analytical model, (f) Junction temperature response from equivalent circuit model (ECM).

### Adaptive current source gate driver

The voltage source gate driver gives constant or variable gate voltage across the gate of the power switch. A gate resistor controls the gate charging current. In the current source gate driver, the constant or adaptive gate current is used to charge the gate capacitance. The symbolic representation of the voltage-controlled gate driver and current-controlled gate driver is shown in Figure 1.17.




Figure 1.17: Voltage Source Gate Driver Vs. Current Source Gate Driver.

The current source gate driver enables possibility to change the slew rate [26], [27]. The authors in [26] proposed current source gate driver. The current source gate drivers reduce turn-on and turn-off delay times by approximately 57% and 33%. Voltage spikes and drain current oscillations [28], [29]. The adaptive current control active gate driver reduces the overshoot voltages until 28.2% and until 31.6% of the current peak. The reduction of the overshoots leads to total switching losses until about 53.3% less than conventional gate drivers with high gate resistance fixed [26]. The slew rate control also helps in controlling the radiated emissions [30] as well as reduced filter size [26].

The adaptive gate driver is designed in [26] as shown in Figure 1.18.

The two energy-storing elements are added in the convention current controlled gate driver named  $L_H$  and  $L_L$ . The  $Q_{aux}$  allows the second gate current injection and sinking. This gate driver has three characteristics: Variable  $\frac{di_d}{dt}$  and  $\frac{dV_{ds}}{dt}$  by varying  $I_m$ , Independent control of  $\frac{di_d}{dt}$  and  $\frac{dV_{ds}}{dt}$  and reduction of turn-on and turn-off times.

The authors in [25] used current source gate driver to control the  $di/dt$  and  $dv/dt$ . From Figure 1.19, it can be stated that the current source gate driver controls the




Figure 1.18: Circuit schematic for adaptive current source gate driver.

rise and fall time of drain current and voltage. Therefore radiated emission can be minimized.




Figure 1.19: EMC measurement with low gate current in the voltage and the current transition.

The adaptive current source gate driver is more efficient than voltage controlled gate driver [31]. In case of voltage controlled gate driver, the energy is lost in the gate resistors. In the case of an adaptive current source gate driver, the current is controlled; therefore, there is no need to use gate resistors which also saves on the Bill of Material (BoM) cost. This helps in optimizing the gate loop inductance and eventually less switching losses [32].

In this paragraph, the commercial current source gate drivers are discussed. Due to precise gate current control, many companies are introducing commercial current source gate drivers. Infineon<sup>®</sup> introduced current source gate driver IC ‘1EDS20I12SV’ which The current source gate driver uses an external current sense resistor to track the turn-on instance of the MOS Devices [30]. In 1EDS20I12SV, 11 gate current settings can be selected by applying specific analog voltage on the logic side of the gate driver IC. Similarly, the ROHM<sup>®</sup> also introduced current source gate driver IC BM60059FV-C, which can program gate current using reference voltage and external resistor. The gate drivers can be programmed with specific gate current for different gate turn-on and turn-off regions [33]. The BOSCH<sup>®</sup> introduced current source gate driver IC EG120<sup>®</sup>, which can be programmed with up to 133 different gate current profiles for charging and discharging of the power transistors [34].

### Controlled shoot-through technique

An uncontrolled short circuit happens when high-side (HS) and low-side (LS) power electronics switches are on at the same time. The unintentional short circuit may cause due to the absence of dead time, false turn-on, etc. However, the authors in [35] proposed a "controlled shoot-through (CST)" technique. When the HS MOSFET is ON, the LS MOSFET is turned on at the midpoint of the HS PWM signal with a lower gate voltage, as shown in Fig 1.20. The LS gate voltage is lower than the HS gate voltage. In this way, the MOSFET will operate in a saturation region as a function of gate voltage ( $V_{gs}$ ).

The shoot-through current shape is not a square wave as shown in Figure 1.21 [35]. Therefore, the area lost should be considered in the model. In addition, energy lost during the fall time of the controlled shoot-through can also be evaluated. However, this area can be neglected due to the lower fall time of the current.

The different models are presented by the authors for the calculation of the energy lost [36].

#### 1. Direct Model:




Figure 1.20: Controlled shoot-through technique.




Figure 1.21: Area lost and neglected for controlled shoot-through current.

$$E_{st,H} = (V_{dc} - V_o) \cdot I_{st} t_{st} \quad (1.9)$$



$$E_{st,L} = V_o I_{st} t_{st} \quad (1.10)$$

### 2. Non-linear effects representation:

The energy lost during shoot-through (ST) even is given as (Green area in Figure 1.21),

$$E_{st} = \int_0^{t_{st}} V_{dc} I_{st} dt \quad (1.11)$$

$$E_{st} = V_{dc} I_{st} t_{st} \left[ 1 - \frac{\tau}{t_{st}} \left( 1 - e^{-\frac{t_{st}}{\tau}} \right) \right] \quad (1.12)$$

### 3. Inverse model:

$$P_{st} = E_{st} f_c = V_{dc} I_{st} f_c \tau (x - 1 + e^{-x}) \quad (1.13)$$

Where  $x = t_{st} \cdot \tau$  normalized shoot-through time, along with active thermal control of power electronic switches, this technique is also used for online measurement of on-state resistance  $R_{ds(on)}$  [37] and using power electronic converter as a heater [38–40]. A. Soldati [35, 38–40] invented the controlled shoot-through technique. One of this thesis's objectives is to develop an active gate driver for controlled shoot-through operation.

## 1.2 Loading manipulation

### Reactive power circulation

The variation in the wind leads to a change in power generation. This results in stress on the power electronics converters. The excitation can increase or decrease the reactive power generation. The reactive power can result in the heating of the power electronics switches. This approach can be used in [41] for actively controlling the junction temperature of power electronics switches of three-level neutral point




Figure 1.22: Controlling reactive power to reduce thermal cycling.




Figure 1.23: Thermal cycling of 3L-NPC inverter during wind gust. (a) Without reactive power; (b) With under-excited reactive power; (c) With overexcited reactive power.

clamped multi-megawatt inverter. The control system for the said system is shown in Figure 1.22.

From Figure 1.23, during low gust speed, the junction temperature swing increase by 43 K and by injecting reactive power the junction temperature reduced to 24 K and 39 K with under-excitation and over-excitation respectively [41]. Therefore by

implementing reactive power injection, the reliability of the power switches can be increased.

### Load current limitation for active thermal control

The limitation on the voltage and current directly results in reduced switching loss. The applications that include temporarily high torque in a short amount of time result in a withdrawal of a high current. This results in high thermal cycling during the startup of the driver and can reduce the life of the power electronic switches. The authors in [6, 42, 43] propose maximum current limitation using field oriented control (FOC).




Figure 1.24: Limiting load current during peak current requirement.

The algorithm for controlling junction temperature by limiting load current and switching frequency is shown in Figure 1.24.

From Figure 1.25, the [42], the load current is limited for the active thermal control of the power module. Therefore, the thermal swing from 105 °C to 90 °C.

In many applications, peak power is a mandatory requirement to complete the




Figure 1.25: Simulation results of a startup process with (a)  $T_c = 40^\circ\text{C}$  (b)  $T_c = 60^\circ\text{C}$ .

task (EVs and railways). Therefore, limiting current during peak power requirements may affect the complete operation of the system. As a result, applying this active thermal control in the EV and railways is impossible.

### 1.3 Manipulation of the convection interface

#### Thermo-electric Cooling

Forced air/liquid cooling, heat pipes, synthetic jets, and other regularly used classical cooling techniques can partially fulfill cooling needs but have several drawbacks, including large size, vibration, acoustic noise, slower reaction times, and challenging temperature management [44]. Thermoelectric cooling (TEC) differs from those conventional cooling techniques in several ways, including compact size, quick dynamic reaction due to TEC device's reduced physical size when compared to other cooling devices, no vibrations, no moving parts, and accurate temperature control of up to  $\pm 0.01^\circ\text{C}$  as shown in Figure 1.26 [45]. There are some advantages to using TEC in power electronics as follows:

- Rapid and precise management of the power electronics equipment's base temperature.
- Having a base temperature that is lower than the ambient temperature.

Thermoelectric models for various circuits have been published on the power

electronics circuit side to analyze thermal performance and system reliability [46–49]. TECs must disperse heat created by the semiconductor chip as well as heat generated by its own power; nevertheless, their heat dissipation performance is limited [50].




Figure 1.26: Water cooling for IGBT press pack.

### Air and liquid cooling

The state space-based fan control system is used for the active thermal control of the MOSFET [51]. This is a traditional method to control the case temperature of the MOSFET with the help of a heat sink, as shown in Figure 1.27 [52]. The shape of the heat sink is optimized for heat exchange with ambient as shown in Figure 1.27.

For high power density power electronic converters, liquid cooling is used [52] as shown in Figure 1.29 [53]. Recently Danfoss<sup>®</sup> introduced half-bridge power module DCM<sup>™</sup>1000 with brand name "ShowerPower" as shown in Figure 1.30 [54].

Advantages of DCM<sup>™</sup>1000 power module are as follows [55], [56],

- Homogeneously cool large flat base-plate power modules due to swirl effect as shown in Figure 1.31(b).
- No TIM-related pump-out and dry-out effects.

- Very low differential pressure drop.
- Compact, low weight.

### Liquid metal magneto-hydrodynamic pump

The adaptive heat sink is designed to compensate for variations in the case temperature of the IGBT. The adaptive heat sink is made up of actively controlled liquid metal (eutectic alloy  $Ga_{68}In_{22}Sn_{10}$  (68% Ga, 22% In and 10% Sn)). The pump is used to circulate molten metal around the junction of the IGBT. The feedback of the junction temperature is taken in order to regulate the coolant rate of flow as shown in Figure 1.32 [57]. The water-filled heat exchanger is used to extract heat from the liquid metal. The water chiller is used to cool the water as shown in Figure 1.33 [57]. The disadvantage of this system is that it becomes bulky because of the additional components required to cool the metal liquid. The metal liquid is cooled using water, which is cooled using a water chiller as shown in Figure 1.33. This results in the application of this technique in limited areas.




Figure 1.32: Control system for adaptive heat sink using Magneto-hydrodynamic pump [40].




Figure 1.33: Block diagram of Magnetohydrodynamic pump for junction temperature control of IGBT.

## 1.4 Comparison of active thermal control methods

Active thermal control approaches are categorized into three groups based on switching loss control, loading manipulation, and convection interface manipulation, as explained in Table 1.2. Because no additional hardware is required, the techniques provided under switching loss manipulation may be widely applied in industrial applications. External hardware and space are required for loading manipulation and convection interface manipulation techniques. Loading manipulation is less practical than switching loss manipulation. The manipulation of the convection interface needs extra circuitry, although it is helpful for special-purpose applications requiring extremely high current. This technique is capable of being applied to chip-level active

thermal control. As a result, the switching loss manipulation approach is suitable for industrial applications, but the manipulation of the convection surface is suitable for special-purpose applications.



Classification	ATC technique	Remark
Loss manipulation	Varying switching frequency	Reducing switching frequency when load requirement is high reduces junction temperature. A ripple in the torque can occur.
	Varying $R_{ds(on)}$	The on-state resistance of the MOSFET decreased by decreasing gate voltage [16]. Another gate driver proposed in [17] varies gate voltage and switching losses to achieve active thermal control. Designed for GaN, and it can be implemented for other MOS devices.
	Buffer capacitor	RC snubber capacitor used. The selection of capacitor array. Reduces ringing in the drain current, but efficiency is a concern [18].
	Switchable gate resistor array	A switchable gate resistor array is used to manipulate the gate current. The changes in the gate current lead to changes in the turn-on and turn-off speed. The external circuit is required around the gate driver.
	Dynamic gate driving	Gate voltage varies to change the rise time and fall time of the drain current. This helps to reduce switching losses and reduction in the junction temperature swing [23]. The dynamic gate driving is also used to improve EMC performance [25].
	Controlled shoot-through	A controlled short-circuit is created, and the device is heated using a short-circuit current. The third-level gate voltage is required. The third-level gate voltage varied manually with the help of a series zener diode [35].
Loading manipulation	Reactive power circulation	Injection of reactive power in the low wind gust will reduce stress on the power modules. Increase in the reliability of the power devices.
	Load current limit	Limiting current during peak current requirement will reduce swing in the junction temperature. The implementation may be complex because the peak current requirement is from the system requirement for its operation.
Convection surface manipulation	Thermo-electric cooling	No moving part. Rapid management of the temperature. The base-plate temperature can be lower than ambient.
	Air and liquid cooling	The fins-based heat sink is the most common example of an air-cooled power module. Liquid cooling is used for high-power or high-power density applications like Automotive. Commercially available Danfoss <sup>®</sup> DCM <sup>™</sup> 1000 power module discussed.
	Magneto-hydrodynamic pump	Magneto-hydrodynamic pump used liquid metal (eutectic alloy $Ga_{68}In_{22}Sn_{10}$ (68% Ga, 22% In and 10% Sn)). Liquid metal passes through the base plate of the power module, and a heat exchanger is used to regulate the temperature of liquid metal.

Table 1.2: Summary of active thermal control techniques.

## 1.5 State of the art on third-level gate voltage generation

The third-level gate voltage generation stage is proposed in this thesis. State of the art on this topic is covered to compare existing third-level gate voltage with the proposed in this thesis.

Dynamic gate voltage generation is essential in implementing a multi-level gate driver. This section discusses different dynamic gate voltage generation schemes. Authors in [23], proposed dynamic gate driver for the active thermal control of the power devices as discussed in Section 1.1. However, the detailed implementation of it is not discussed in the paper.

The authors in [58] and [59] proposed multi-level active gate driver as shown in Figure 1.34.




Figure 1.34: Multiple stages of voltages used for multi-level gate driver

The combination of different voltages is selected based on the requirement. The output of all three stages combined to fully turn-on the semiconductor switch. The space and cost required to implement this gate driver take almost three times more

than the convention gate driver.

In [60], the manually LDO-controlled gate driver is proposed as shown in Figure 1.35 and Figure 1.36. Manually changing the third-level gate voltage is not a feasible solution.




Figure 1.35: Manual adjustable LDO used to generate third-level dynamic gate voltage




Figure 1.36: Realized gate driver showing manually changing third-level gate voltage.

In [61], the voltage-injection gate driver is proposed as shown in Figure 1.37. The  $V_{cc}$  is applied to turn-on, and the voltage injection circuit is used to generate a high voltage during the turn-off to slow down the falling rate of gate voltage. The circuit

consists of comparators and is controlled by external control signals.




Figure 1.37: Voltage injection gate driver.

In this thesis, the third-level gate voltage (dynamic gate or shoot-through voltage) is achieved using PWM-controlled LDO. The conventional gate driver can also be converted into a multi-level gate driver using this technique, provided that LDO is used to supply the gate driver IC ( $V_{cc}$ ). Therefore proposed third-level voltage generation circuit may have industrial applicability.

## 1.6 Summary

The introduction section gives a brief overview of the need for a special gate driver for the controlled shoot-through application. The introduction section also describes the flow of the thesis and the relations among chapters.


Chapter 1 starts with the various active thermal control methods for the reliability of the power semiconductor switches. Active thermal methods are broadly categorized into three sections loss manipulation, loading manipulation, and convection interface. The detailed methods proposed in these three categories are discussed in depth.

Technique	Implementation	Fine control	Bill of Material (BOM)
Gate driver assistant	Multiple gate assistants are used to achieve different stages in gate voltage. Fine control of the gate driver is not possible.	No	\$\$\$
Manual LDO control	Manually changed the output of LDO. The manual interference does not allow fine-tuning during the operation of the gate driver.	No	\$
Voltage injection	Voltage injection to manipulate turn-off gate voltage	No	\$\$\$
PWM controlled LDO (Proposed in this thesis)	PWM-controlled LDO allows dynamic change of gate voltage. Easy to implement in existing gate driver power supply circuit. Fine-tuning during the operation of the gate driver is possible.	Yes	\$\$


Table 1.3: Summary of Third level gate voltage generation techniques.

\$\$ represents more Bill of Material (BOM) cost than \$. This is for relative cost comparison only.

The state-of-the-art third-level gate voltage generation is also proposed as this thesis proposes a new circuit for the dynamic gate voltage. The comparison of the dynamic gate voltage method proposed in this thesis is compared with other techniques. From Table 1.3, the proposed method has superior gate voltage control than other techniques.



(a)



(b)

Figure 1.27: Air cooled power module (a) heat sink with multiple fins (b) heatsink with modified heat sink for better performance.




Figure 1.28: (a) Radiator based liquid cooling, (b) Helicoidal flow based cylindrical annulus heat sink for better performance, (c) Multichannel flow below Direct Bond Copper substrate, (d) Liquid cooling of diode for very high power application like hydro and wind power generation.






Figure 1.29: Liquid cooling of power electronic converter.






Figure 1.30: DCM™1000 power module for Next Generation Automotive Traction inverter based on Swirl Effect by Danfoss® [54].



(a)



(b)

Figure 1.31: (a) Parallel flow of the coolant, (b) Swirl effect in river

## Chapter 2

# Controlled Shoot Through (CST) based loss modeling considering zener impedance and self-heating of MOSFET

*Great dreams of great dreamers are always transcended.*

– Dr. A. P. J. Abdul Kalam

Active thermal control is an important method to extend the life of the power electronic converter, as explained in Chapter 1. The controlled shoot-through technique has many advantages like precise junction temperature using controlled shoot-through current, online measurement of on-state resistance  $R_{ds,on}$  and using a power electronic converter as a heater [36]. In [36], the shoot-through pulse generated using a Zener diode in series with the gate driver as shown in Figure 2.1 [36, 62].




Figure 2.1: Hardware architecture of two-level gate driver [22].

To vary the gate voltage (also named as shoot-through voltage), the Zener diode is used. Let's take an example: Maximum gate voltage is 15V, to generate 8V shoot-through voltage the 5V zener diode is used in series ( $15\text{ V} - 5\text{ V} = 8\text{ V}$ ). To achieve different shoot-through voltages, each time zener diode needs to be changed manually. Generating precise shoot-through voltage is difficult with this method.

The purpose of this chapter is to analyze the effect of a series zener diode on the controlled short circuit current and changes in the loss model. The self-heating of MOSFET also has an effect on the shape of the current. At the end of the chapter, the loss model is developed by considering self-heating the MOSFET. The inflection point indicates the start of the self-heating; therefore, details of it are also discussed.

### 2.0.1 Transient impedance of series Zener diode

The "transient impedance" of the Zener diode is defined as the instantaneous ratio of Voltage across the Zener diode divided by current through the diode ( $V_z/I_z$ ). The unit of the ratio is Ohm ( $\Omega$ ).

The transient impedance in series with the gate driver can alter the shape of the gate voltage ( $V_{gs}$ ) and result in a change in the drain current ( $I_d$ ). Therefore, the direct loss model can not be used as specified in section 1.1. This is because of the series Zener diode's transient (dynamic) impedance. The transient impedance of the

## 2.0. Controlled Shoot Through (CST) based loss modeling considering zener impedance and self-heating of MOSFET

series Zener diode decreases with an increase in the Zener current till a specific Zener voltage. The Figure 2.2 shows Zener transient impedance with different Zener voltages. The transient impedance of a 3 V Zener diode is relatively high. In contrast, the transient impedance of a 7.5 V Zener diode is the lowest [63].




Figure 2.2: Transient impedance of Zener diode with different Zener voltages.

Let us consider  $V_z$  as the knee voltage, and  $V_{zk}$  is the rated voltage. The current at those respective voltages are  $I_z$  and  $I_{zk}$  operating and regions are shown in Figure 2.3. The transient impedance ( $Z_z$ ) between these two points is given as,

$$Z_z = \frac{\Delta V}{\Delta I} \tag{2.1}$$

The transient impedance in terms of knee voltage and rated voltage is given as,

$$Z_z = \frac{V_z - V_{zk}}{I_z - I_{zk}} \tag{2.2}$$




Figure 2.3: V-I characteristics of Zener diode.

### Transient impedance of Zener diode and altered MOSFET transfer characteristics

The gate capacitance plays a vital role in the turn-on of the MOSFET. Drain current starts when  $V_{gs} > V_{th}$ . The drain current reaches its peak, and the drain to source voltage starts to drop. During the miller plateau, the drain current rises, and the drain-to-source voltage drops to on-state voltage. The gate capacitance Vs. gate voltage is shown in Figure 2.7 and Figure 2.4.

The charging time of a gate capacitance depends on gate current,

$$I_g = \frac{V_{gs}}{R_{path}} e^{-\frac{t}{\tau_{path}}} \quad (2.3)$$

Where  $I_g$  is gate sourcing current,  $R_{path}$  is the impedance of the path from the gate driver output pin (including internal gate resistance of the gate of the MOSFET), and  $\tau_{path}$  is the time constant of the path  $R_{path}C_{gs,gd,ds}$ .




Figure 2.4: Turn-on transient of the MOSFET

From Equation 2.3, the gate-to-source voltage depends on the gate-sourcing current. Therefore, the impedance between the gate driver IC and the gate of the MOSFET affect the gate sourcing current. To achieve the third level (shoot-through voltage), the series Zener diode is used as shown in Figure 2.1 [36, 62] and discussed shortly in the introduction of this chapter. The resistors exhibit a linear relationship between voltage and current. However, the transient impedance of the Zener diode alters the shape of gate current.

### Zener diode effect on the switching speed of the MOSFET

The circuit diagram and simulation for the analysis of the effect of Zener diode on the switching speed done as shown in Figure 2.5 and Figure 2.6 respectively. The rise time in the case of the series Zener diode is approx.  $0.25 \mu s$ . However, without a series zener diode, the rise time is approx  $0.03 \mu s$ . It is also interesting to know that the gate voltage does not reach its peak ( $4.88 V$ ) due to the impedance of the zener

diode. The results are summarized in Table 2.1. The Zener impedance effect on the drain current is discussed in the next paragraphs.




Figure 2.5: Circuit diagram to evaluate switching speed with Zener diode in series ( $V_{zener}=3V$ , Manufacturer part number: DIODES Incorporated<sup>®</sup> BZX84C3V0-7-F), and Wolfspeed<sup>®</sup> C2M0080120D.

Item	Case a: Without zener diode	Case b: With Zener diode	Remark
$V_{gs}$ peak	4 V	4.88 V	-
$I_g$	0.12 A	0.33 A	Higher $I_g$ in case b
$I_{drain-st-peak}$	0.8 A	2.8 A	Higher $I_{st}$ in case b
$I_{st}$	0.2 $\mu s$	0.03 $\mu s$	Fast turn on in case b
$I_{st}$ fall time time	0.15 $\mu s$	0.04 $\mu s$	fast turn off in case b

Table 2.1: Summary of simulation as shown in Figure 2.6 at  $F_s=10$  kHz.

The transient impedance ( $Z_z$ ) of the Zener diode is not constant and varies depending on Zener voltage  $V_z$  as shown in Figure 2.2. From Equation 2.3, the gate






Figure 2.6: Zener diode effect on the switching speed of the MOSFET ( $F_s=10\text{kHz}, R_g=3.3\text{ ohm}$ )

sourcing current is affected by the transient impedance of the Zener diode. Due to gate voltage dependability on gate current, the shape of the gate voltage  $V_{gs}$  also alters. The drain current is a function of the gate voltage. Therefore, the transient impedance of the series Zener diode eventually alters the drain current. Results for the transient impedance of series Zener diodes are shown in Figure 2.9. The experimental results for controlled shoot-through using series Zener diodes are post-processed in MATLAB. The script is written for the processing given in Appendix B.1.

The Zener diode's transient impedance restricts the gate current, altering the shape of the CST pulse. As a result, it is critical to determine the highest allowed transient impedance of the Zener diode that does not disrupt the shape of the CST pulse.

The circuit diagram from the calculation of the transient impedance of the Zener diode is shown in Figure 2.8. The gate sourcing current ( $I_g$ ) is calculated as,

$$I_g = \frac{V_{gs}}{R_{G_{st}}} \quad (2.4)$$

The transient impedance of the Zener diode ( $D_{zener}$ ) is calculated from the gate sourcing current as,

$$Z_z = \frac{V_{D_{zener}}}{I_g} \quad (2.5)$$

From Figure 2.9, the transient impedance of a Zener diode alters the shape of the gate current. This results in a change in the gate voltage. The drain current shape is affected by the change in the gate voltage.

The simulation results with and without series Zener diode for Wolfspeed® C2M0080120D are plotted in Figure 2.6. The shoot-through current ( $I_{st}$ ) shape for series Zener diode does not match WITH and WITHOUT Zener diode case.

## **2.0.2 On-state resistance ( $R_{ds(on)}$ ) dependency on temperature**

Various models of the MOSFETs are presented throughout its evolution and development. The Shichman-Hodges MOSFET model is known to be basic and easy for analytical analysis. This research is based on a controlled shoot-through technique proposed in [36]. The inventor of the CST technique [36] used the Shichman-Hodges




Figure 2.7: Charging of gate charges including miller plateau.




Figure 2.8: Circuit diagram for measurement of transient impedance of the Zener diode  $D_{zener}$ .  $L+$  is sourcing path and  $L-$  is sinking path.




Figure 2.9: The  $V_{gs}$  shape changes due to change in the gate current. Red trace without Zener diode and Blue trace is Zener diode in series with gate driver. The change in gate current is due to transient impedance of Zener diode ranging from 10- 180  $\Omega$ . The change in gate results in change in the drain current. Test conducted with switching frequency  $f_{sw} = 1$  kHz.

MOSFET model to develop the loss models. Therefore in this thesis Shichman-Hodges based loss models are considered for the loss modeling. However, a separate study can be conducted to analyze the CST models considering more complex models.

The drain current in saturation region from Shichman-Hodges equation is given by,

$$I_{d(T_j)} = \frac{\mu_{(T_j)} C_{ox} W}{2 L} \left( V_{gs} - V_{th}(T_j) \right)^2 \quad (2.6)$$

The temperature dependencies of electron mobility  $\mu$  and  $V_{th}$  alter the shape of the controlled shoot-through current and need to be analyzed. The silicon oxide degrades due to repetitive temperature [64], effects on the body diode [65] are not considered in the analysis.

One of the most important temperature-dependent MOSFET parameters is carrier mobility. As temperature rises, phonon density and scattering increase [66]. Thus, at higher temperatures, lattice scattering reduces the carrier mobility.

The temperature dependency of carrier mobility is given as,

$$\mu_{(T_j)} = \mu_{(T_r)} \left( \frac{T_j}{T_r} \right)^{k\mu} \quad (2.7)$$

Where  $T$  is absolute temperature,  $T_r$  is room temperature,  $k\mu$  is fitting constant, usually 1.5, and  $\mu_{(T_r)}$  is carrier mobility at room temperature (300 K) i.e.  $0.14 \text{ m}^2/\text{Vs}$  [67].

From Figure 2.10, up-to 40% decrease in mobility carrier is observed at 373 K. Therefore, the decrease in the drain current happens.

The temperature also affects the threshold voltage of the MOSFET. The temperature dependency of carrier mobility and threshold voltage affects the transconductance and, eventually, on-state resistance. From Equation 2.6, the drain current increases with a decrease in temperature. Nevertheless, temperature dependency effects on carrier mobility dominate over threshold voltage decrease effects (usually, MOSFETs operate above room temperature), decreasing the drain current. This increases




Figure 2.10: Mobility carrier decreases with increase in temperature.

## 2.0. Controlled Shoot Through (CST) based loss modeling considering zener impedance and self-heating of MOSFET

57

on-state resistance, causing positive thermal feedback (term “positive feedback” used for an increase in on-state resistance).




Figure 2.11: Threshold voltage linearly decrease with increase in temperature.

The threshold voltage ( $V_{th}$ ) is given as,

$$V_{th} = V_{TO} + \gamma(\sqrt{|-2\phi_F + V_{SB}|}) - \sqrt{|-2\phi_F|} \quad (2.8)$$

Where body effect coefficient  $\gamma$  is,

$$\gamma = \frac{\sqrt{2qN_A\epsilon_{si}}}{C_{ox}} \quad (2.9)$$

With increased temperature, intrinsic carrier concentration ( $N_A$ ) decreases whereas Fermi potential  $\phi_F$  increases. It results in a decrease in threshold voltage.

From [37], the on-state resistance is given as,

$$R_{ds_{on}} = \frac{V_{ds_{on}}}{i_d} \approx \frac{V_{gs} - V_{th}}{2i_{d,sat}} \quad (2.10)$$

by substituting values of  $i_{d,sat}$  and  $V_{th}$  by referring equation 2.6 , 2.7, and 2.8 in equation 2.10,

$$R_{ds_{on}} = \frac{V_{gs} - V_{TO} + \gamma(\sqrt{|-2\phi_F + V_{SB}|}) - \sqrt{|-2\phi_F|}}{2 \frac{\mu_{(T_j)} C_{ox}}{2} \frac{W}{L} \left( V_{gs} - V_{th}(T_j) \right)^2} \quad (2.11)$$

Numerator and denominator has  $V_{gs} - V_{th}(T_j)$  common term, therefore on-state resistance as a function of temperature dependent mobility carrier and threshold voltage is given as,

$$R_{ds_{on}} f(\mu_{(T_j)}, V_{th}(T_j)) = \frac{1}{\mu_{(T_j)} C_{ox} \frac{W}{L} \left( V_{gs} - V_{th}(T_j) \right)} \quad (2.12)$$

From Equation 2.12, it is concluded that the on-state resistance is a function of temperature-dependent parameters like mobility carrier and threshold voltage. Here the parameters  $C_{ox}$ , channel width, and length are considered constant. An increase in temperature causes a decrease in drain current, whereas a lowered threshold voltage causes an increase in drain current.

By considering  $V_{th}$  is constant over temperature change, the relation between  $R_{ds_{on}}$  and  $\mu_{(T_j)}$  becomes,

$$R_{ds_{on}} \propto \frac{1}{\mu_{(T_j)}} \quad (2.13)$$

From Equation 2.13, it can be stated that with an increase in temperature, the electron mobility carrier decreases and resulting in an increase in on-state resistance [68–70].






Figure 2.12: Equivalent R-C thermal model of MOSFET, heat-sink and ambient.

### Thermal runaway due to local hot-spot

The increase in junction temperature causes an increase in on-state resistance, resulting in a decrease in drain current. This also helps in paralleling power MOSFETs. The high current carrying MOSFET heats up, causing an increase in on-state resistance. Therefore, current flows through a relatively colder MOSFET, resulting in a natural balancing of current. The self-heating device can also damage itself due to excessive junction temperature. The manufacturer specifies the maximum junction temperature. This is important in controlled shoot-through technique implementation. The dissipated power should not exceed the absolute maximum rating  $T_j(max)$ .

The maximum junction temperature is given as,

$$T_j(max) = T_a + (P_{sw} + P_{cst,max})(R_{j-c} + R_{c-s} + R_{s-a}) \quad (2.14)$$

Where  $P_{sw}$  is switching loss,  $P_{cst,max}$  is the maximum power loss generated due to controlled shoot-through,  $R_{j-c}$  is thermal resistance from junction to case,  $R_{c-s}$  is thermal resistance from case to heat sink surface, and  $R_{s-a}$  is thermal resistance from heat sink surface to ambient,  $T_a$  is ambient temperature.

Therefore, the maximum allowable controlled shoot-through current in order to avoid thermal runaway is given as,

$$P_{cst,max} = \frac{T_j(max) - T_a}{(R_{j-c} + R_{c-s} + R_{s-a})} \quad (2.15)$$

The  $P_{cst,max}$  is important to decide shoot-through time period and shoot-through voltage.

### **External cooling effect on self-heating of MOSFET**

The power semiconductor device's temperature is an essential parameter for the life-time of the overall system. With an increase in temperature, the life of the power devices decreases. Various cooling methods are available for the power electronic converters like liquid, forced, and chip level cooling as reported in Chapter 1.

The thermal time constant ( $\tau_\theta$ ) for MOSFET by referring Figure 2.12 is given as,

$$\tau_\theta = \tau_{j-c} + \tau_{c-s} + \tau_{s-a} \quad (2.16)$$

$$\tau_{\theta(c-a)} = R_{j-c} \cdot C_{j-c} + R_{c-s} \cdot C_{c-s} + R_{s-a} \cdot C_{s-a} \quad (2.17)$$

The dynamic junction temperature of MOSFET temperature rises with the rise in current, which lasts in the range of  $\mu s$ . In contrast, the thermal time constant of the cooling arrangement varies from seconds to minutes depending on thermal impedance and capacitance. The higher time constant of the cooling system at the body case level will not have any effect on the dynamic junction temperature of the MOSFET ( $\tau_{\theta(c-a)} \gg \tau_{\theta(j)}$ ). The chip level cooling system is proposed in the literature [57]. Assuming all instantaneously generated heat is dissipated in the junction-level cooling system, there will not be a self-heating effect. This will result in no change in the on-state resistance of MOSFET as shown in Figure 4.1. However, in reality, it is impossible to instantly remove heat generated at die without causing self-heating.

### **Material effect on self-heating**

Heat buildup in the channel at high power levels is called self-heating. Device scaling, high current densities, and using materials with low thermal conductivity all contribute to self-heating in semiconductor devices. The heat conductivity of materials like  $SiO_2$  and  $SiGe$  is much poorer than that of Si [71]. The thermal conductivity of

## **2.1. Inflection Point: Transition from negative thermal feedback to positive thermal feedback- The start of self-heating** 61

---

$SiO_2$  is  $1.4 \text{ Wm}^{-1}\text{K}^{-1}$ , whereas Si is  $148 \text{ Wm}^{-1}\text{K}^{-1}$ . Advanced semiconductor devices may exhibit increased self-heating due to the high-gate dielectric's poor thermal conductivity [72].

### **2.1 Inflection Point: Transition from negative thermal feedback to positive thermal feedback- The start of self-heating**

The inflection point is vital in defining the loss model for the controlled short-circuit technique. The inflection point states about change in the Negative Temperature Coefficient (NTC) to Positive Temperature Coefficient (PTC) of the MOSFET. The MOSFET has a Positive Temperature Coefficient; as a result, with a rise in junction temperature, the on-state resistance increases. In other words, when temperatures rise, drain currents decrease. This is critical when MOSFETs are operating in parallel. With a suitable thermal channel between devices, the positive temperature coefficient decreases current in the hottest device while forcing more current to flow in the cooler device, preventing thermal runaway [73]. If the controlled shoot-through continues to operate in negative temperature coefficient region, the controlled short circuit can increase exponentially and damage the device as shown in Figure 2.13. The pink trace shows an uncontrolled short circuit due to a local hotspot. Therefore knowing the inflection point, negative temperature coefficient and positive temperature coefficient area is essential.

The temperature gradient is minimized, and hot spots are avoided by increasing the resistivity of such MOSFETs and causing current to flow in cooler MOSFETs. This fundamental physical principle enables the parallel array of cells to work correctly.

At a certain  $V_{gs}$ , all three temperature curves will meet at some point, as shown in Figure 2.13. This is called the “inflection point” [73, 74]. In more explanatory words, it can be explained as a transition from negative thermal feedback to positive thermal feedback that happens at a point. This point is called “inflection point”. The inflec-




Figure 2.13: Typical representation of inflection point separating negative thermal feedback region and positive thermal feedback region  $V_{ds} \geq 10$  V [73].

## 2.1. Inflection Point: Transition from negative thermal feedback to positive thermal feedback- The start of self-heating 63

tion point is also referred to as “Temperature Compensation Point (TCP)” [11]. This point is thermally stable. Therefore, it separates the Negative Temperature Coefficient (NTC) and Positive Temperature Coefficient (PTC) of the power device [11, 75]. The transfer characteristics meet at a TCP point as shown in Figure 2.13.

The  $R_{ds_{on}}$  rise as junction temperature rises for a  $V_{gs}$  above the inflection point [73]. Therefore, MOSFETs carrying higher currents become more resistive, and current is shared with cells carrying lower currents. This MOSFET feature ensures that current is distributed uniformly across all devices.

The MOSFET behaves more like a bipolar transistor below the inflection point. A cell with a higher current than the surrounding cells will continue to take more current as the device heats up. Thermal runaway can occur if the device continues in this transition area for an extended period of time. To ensure proper device operation, the load switch should be operated with a  $V_{gs}$  above the inflection point [73].

The controlled shoot-through current shape changes due to self-heating. Predicting when positive thermal feedback will come into play will be beneficial. An inflection point is related to  $R_{ds_{on}}$ . The  $R_{ds_{on}}$  is lower when the junction temperature is lower. The  $R_{ds_{on}}$  increases with an increase in junction temperature.

Due to the negative temperature coefficient (NTC) feature, which tends to focalize current and create local hot spots, operating at low gate voltage (linear region of MOSFET) might result in secondary failure and thermal runaway [76–78].

At inflection point the change in the drain current is zero. Therefore the Equation 2.6 becomes,

$$\frac{d(I_{d(T_j)})}{dT_j} = \frac{d\left(\mu_{(T_j)} \zeta (V_{gs} - V_{th}(T_j))^2\right)}{dT_j} \quad (2.18)$$

Here  $\zeta = \frac{C_{ox}}{2} \frac{W}{L}$ , where A is constant. The at inflection point i.e. TPC  $\frac{d(I_{d(T_j)})}{dT_j} = 0$ . Therefore, Equation 2.18 becomes,

$$0 = \frac{d\mu_{(T_j)}}{dT} + 2(V_{gs} - V_{th}(T_j)) \frac{dV_{th}(T_j)}{dT_j} \quad (2.19)$$

At higher temperatures, the mobility carrier is dominated over the threshold voltage. Therefore, inflection point dependency on the mobility carrier is given as,

$$\frac{d\mu(T_j)}{dT} = -2(V_{gs} - V_{th}(T_j)) \frac{dV_{th}(T_j)}{dT_j} \quad (2.20)$$

From Equation 2.20, a decrease in mobility carrier point can be stated, and at the same point, self-heating of the device starts.

## **2.2 Controlled shoot-through loss models under different condition depending on series Zener diode and self-heating**

Three types of different loss models are considered depending on whether the series Zener diode (3 V and 7.5 V) is used along with the gate driver or not. The next model in which self-heating of the MOSFET is considered. The following loss models are considered:

- Ideal loss model.
- Loss model for Zener diode in series (between gate driver and gate of MOSFET) and NO self-heating.
- Loss model considering self-heating and NO Zener diode in series.

### **2.2.1 Ideal loss model for controlled shoot-through technique**

As explained in section 1.1, in the ideal controlled shoot-through condition, the drain current should follow gate voltage (square-wave in shape [35, 36]. Under NO Zener diode in series and considering NO self-heating, the CST current shape is a square wave as shown in Figure 2.16.

The direct model for losses under these conditions is given as [35],

$$E_{st}, H = (V_{dc} - V_o) I_{st} t_{st} \quad (2.21)$$

$$E_{st,L} = V_o I_{st} t_{st} \quad (2.22)$$

Where  $E_{st,H}$  is shoot-through loss in high side MOSFET and  $E_{st,L}$  is shoot-through loss in low side MOSFET.

The loss model for real applications can be considered by deducting switching losses from the ideal loss mode. The energy lost during a shoot-through (ST) event is given as [35, 36] (Green area in Figure 1.21),

$$E_{st} = \int_0^{t_{st}} V_{dc} I_{st} dt \quad (2.23)$$

$$E_{st} = V_{dc} I_{st} t_{st} \left[ 1 - \frac{\tau}{t_{st}} \left( 1 - e^{-\frac{t_{st}}{\tau}} \right) \right] \quad (2.24)$$

### 2.2.2 Loss model for Zener diode in series and considering NO self-heating

The transient impedance offered by the series Zener diode affects the gate sourcing current and results in a change in the gate to source voltage build-up as shown in Figure 2.2 and Figure 2.9. The following sub-sections give mathematical modeling for the altered shape of the CST current.

Due to the high transient impedance of 3 V series Zener diode, the gate of the MOSFET does not charge completely. As shown in Figure 2.2, the transient impedance with a lower Zener voltage has a higher transient impedance. Therefore, the drain current shape is different for 3 V and 7.5 V series Zener diode as explained in Sub-section 4.1.

Due to the transient impedance of 3 V Zener diode, the shoot-through current becomes triangular in shape as shown in Figure 2.14.

The loss model for 3 V series Zener diode is given in Equation 2.25. The shape of the controlled shoot-through current is triangular. Therefore, the area of the triangle is given as,

$$E_{st-LS3VZener} = \frac{1}{2} t_{st} I_{st} V_{dc} \quad (2.25)$$




Figure 2.14: Shoot-through current ( $I_{st}$ ) with 3V Zener diode in series. Wolfspeed® C2M0080120D,  $V_{dc}=100$  V.

### 2.2.3 Loss model by considering self-heating

The Negative Temperature Coefficient and Positive Temperature Coefficient alter the transfer characteristics as shown in Figure 2.13. Due to the absence of transient impedance of the Zener diode, the gate sourcing current charges the gate of the MOSFET, resulting in drain current following the almost square-wave (ideally) as the gate to source voltage ( $V_{gs}$ ).

The current shape follows a half-parabolic arch path from 0 to the inflection point ( $t_1$ ). From the inflection point, the self-heating of MOSFET offers higher on-state resistance ( $R_{ds(on)}$ ). The instantaneous loss is not constant. This results in a change in half the parabolic arch shape in the straight line path of the drain current. From  $t_1$  to






Figure 2.15: Shoot-through current ( $I_{st}$ ) No Zener diode in series. Wolfspeed<sup>®</sup> C2M0080120D,  $V_{dc} = 100$  V.




Figure 2.16: CST current shape without Zener diode in series. Point  $P$  is inflection point. The area A, B and C are shown to define the loss model. The RED trace shows ideal shoot-through current and BLACK trace shows shoot-through current due to self-heating.

## 2.2. Controlled shoot-through loss models under different condition depending on series Zener diode and self-heating 69

$t_2$ , the current shape is a constant slope. Therefore, the area calculated for the loss model is shown in Figure 2.16.

Energy lost for area  $A$  is given as Equation 2.24 [36],

$$E_A = E_{st} = V_{dc} I_{t1} t_1 \left[ 1 - \frac{\tau}{t_1} (1 - e^{-\frac{t_1}{\tau}}) \right] \quad (2.26)$$

The area energy loss under Area  $B$  is given as,

$$E_B = (t_2 - t_1) I_{st1} V_{dc} \quad (2.27)$$

Similarly, the energy loss under Area  $C$  calculated as,

$$E_C = \frac{1}{2} (t_2 - t_1) (I_{st2} - I_{st1}) V_{dc} \quad (2.28)$$

From Equation 2.26, 2.27, and 2.28 the energy lost considering self-heating is given as,

$$E_{st-self\ heating} = E_A + E_B + E_C \quad (2.29)$$

$$E_{st-self\ heating} = \underbrace{V_{dc} I_{st1} t_1 \left[ 1 - \frac{\tau}{t_1} (1 - e^{-\frac{t_1}{\tau}}) \right]}_{\text{Area A}} + \underbrace{(t_2 - t_1) I_{t1} V_{dc}}_{\text{Area B}} + \underbrace{\frac{1}{2} (t_2 - t_1) I_{t2} V_{dc}}_{\text{Area C}} \quad (2.30)$$

The loss models are explained in section 1.1 as a direct model, a model by considering nonlinear effects, and an inverse model [36]. The loss model considering self-heating is given in Equation 2.30. For high  $V_{DS}$ , the shoot-through current causes self-heating during controlled shoot-through duration. Therefore, the self-heating must be calculated considering different areas specified in Figure 2.16. Whereas, with low shoot-through current, due to the absence of self-heating phenomenon, the shoot-through current shape and respective loss models are explained in Subsection 2.2.1.

## **2.3 Summary**

After explaining the state of the art on active thermal control, chapter 2 dives in-depth on the controlled shoot-through method and loss models. The traditional method to achieve third-level voltage was to connect a series zener diode as shown in Figure 2.1. It is not possible to change the third-level voltage during the operation of the converter. Therefore new gate driver is proposed in this thesis. However, it is worth noticing that the cost of implementation by using a zener diode is much less than the proposed gate driver in the thesis. Therefore analyzing the effect of zener diode on the loss models brings industrial value to the technique. The loss models by using proposed gate drivers and conventional gate drivers with series zener diode are compared.

Due to high junction temperature during controlled shoot-through duration, the self-heating also affects the loss model. Therefore the loss model by considering self-heating is derived in Equation 2.30.

## Chapter 3

# Development of Three-level Two-degree-of-freedom Active Gate Driver (TL-2DoF-AGD)<sup>1</sup>

*Nature is our kindest friend and best critic in experimental science if  
we only allow her intimations to fall unbiased on our minds.*

– Michael Faraday

The controlled shoot-through (CST) is a half-bridge working in the controlled short-circuit condition. Following MOSFET nomenclature, CST is a modulation technique that involves a specific gate driver to force the device into a saturation region. Working in saturation is typical for switching devices since this region is traversed only in transients from on-state to off-state and vice versa. Forcing this operating mode in other moments enables accurate control of additive device loss without remarkable effects on the output waveforms [35].

---

<sup>1</sup>The three-level two-degree-of-freedom active gate driver (TL-2DoF-AGD) is developed under research project PSEudo-COgeneration for Battery heating on electric and hybrid Boats (*PSECOB*<sup>2</sup>) funded by OIS-AIR InnovAIR Platform, 2019 [39]. URL: <https://www.oisair.net/>.

Despite the actual disadvantage of increasing device power loss in normal operation, the controlled shoot-through technique enables some features that can be interesting in transient modes. First, it transforms the power switch into a source of heat, with applications in device characterization [79] and for pre-heating in cold-start scenarios [38].

In addition, the CST current is, for all intents and purposes, a saturation current; measuring it after an appropriate calibration procedure improves the applicability of this quantity as a TSEP, thus widening its use.

This chapter explains the complete design and implementation of a three-level two-degree-of-freedom active gate driver (TL-2DoF-AGD). This gate driver can generate a suitable gate voltage pattern for controlled shoot-through. Differently from existing implementations, the additional (third) gate voltage level can be controlled in real-time; hence two-degrees of freedom are available for control, i.e., CST pulse duration ( $t_{st}$ ) and CST pulse amplitude ( $V_{st}$ ). The TL-2DoF-AGD operation is hence validated and bench-marked with different loss models.

### 3.1 Design of Three-level Two Degree of Freedom Active Gate Driver (TL-2DoF-AGD)

In this section, the design and architecture of the gate driver are discussed. The selection of gate resistor wattage, analog reference voltage generation, non-linearity in the optocouplers, and load modeling for gate capacitances are discussed in this section.

The maximum sourcing current of SI8271 gate driver IC at  $T_a=20$  Deg C ambient temperature is 1.7 A [85]. Therefore the losses that occurred in the gate resistor are given as  $P_{loss,R_g}$ ,

$$P_{loss,R_g} = I_{src}^2 \cdot R_g \quad (3.1)$$

$I_{src}$  is sourcing current and  $R_g$  is gate resistor.

$$P_{loss,R_g} = 1.6^2 \cdot 3 = 11.22watt \quad (3.2)$$




Figure 3.1: Selection of gate resistor power rating based on repetitive pulse power graph from manufacturer for CRCW0805 Vishay® [80].

The dropout voltage across LDO causes saturation of output voltage as shown in Figure 3.2. The input voltage should be higher than the output voltage (at-least dropout voltage should be considered). The nonlinearity in the output of the optocoupler was observed during the development of the gate driver, as shown in Figure 3.3. The discussion on the non-linearity of opto-electronics is out of the scope of this research work. But care should be taken while selecting an optocoupler for the reference shoot-through voltage generation (RC) stage.




Figure 3.2: RC filter stage to generate reference voltage to PWM controlled LDO stage. Blue line represents output of RC filter and Red line represents output of PWM controlled LDO.






Figure 3.3: Non-linearity of output voltage of optocoupler ACPL-4800-000E Broadcom® [81].

## Load model

The peculiarity of a gate driver supply resides in the load that, differently from the other most common cases, is mainly capacitive. Turning on the MOSFET involves the charging of the gate capacitances. The gate voltage pulses are required to turn on the MOSFET. The gate driver load  $i_o$  can thus be modeled as a pulsed current generator with period  $T_s$  (equal to the switching one) and with two different values:  $I_h$  during the charging phase,  $I_\ell$  otherwise:

$$i_o(t) = \begin{cases} I_h & \text{if } \text{mod}(t, T_s) \leq cT_s \text{ (phase 1)} \\ I_\ell & \text{otherwise (phase 2).} \end{cases} \quad (3.3)$$

The parameter  $c$  represents the relative duration of the charge phase. This is a crude simplification since the effective shape of the current is exponential, but it simplifies the computation without excessive errors.

This load is not driven by the gate driver supply directly, but it is filtered by a shunt capacitor  $C_o$ , which is used to reduce the current ripple seen from the converter. The capacitor  $C_o$ , combined with the equivalent series resistance of the power supply  $R_s$ , creates a low-pass filter. This section aims to identify under which conditions the load seen from the power supply can be regarded as a constant current source, with all the current ripple withstood by  $C_o$ .

Two models are given: one is based on the approximation of the constant current from the supply  $i_s$ , and the other is exact and based on the equivalent circuit of gate capacitance as shown in Figure 3.4. In reality, the  $C_{out}$  is the decoupling capacitor of the dynamic third-level gate-driving IC. The  $I_o$  is the gate charging current of the MOSFET, and  $V_o$  is voltage built up across the gate-source due to gate charging.

## Isolated DC-DC converter characterization

The third-level dynamic gate voltage can not be generated with the help of the bootstrap gate driving circuit topology due to the need for charging of the bootstrap capacitor  $C_{boot}$ . Therefore, the dedicated DC-DC power supply is essential for producing




Figure 3.4: Equivalent circuit of load current required to charge the gate of the MOS-FET.

third-level dynamic gate voltage. The floating point in the half-bridge requires an isolated DC-DC power supply [82]. The accuracy of gate voltage is vital to determine the exact shoot-through voltage as expected. Therefore, the experimental measurement data must match the linear model shown in Figure 3.5. The power supply is an isolated DC-DC power supply used by RECOM RP-2415D [82].

The experimental data compared with the linear model of uncontrolled isolated DC-DC power supply [82]. The results are post-processed in MATLAB, and the script is available in Appendix B.3.

## 3.2 Third-level dynamic gate voltage generation

Traditional two-level gate driver has two stage(0 or Negative voltage) and high ( $V_{gs}$ ). The term “third-level voltage” indicates variable gate voltage between OFF and ON voltage. To achieve fixed gate voltages and variable gate voltages, dedicated gate driver ICs are required.

The parallel connection of gate driver ICs is shown in Figure 3.9. The Schottky diodes are essential to avoid clamping of two different gate voltages (traditional gate voltage of 15V and ST gate voltage) as shown in Figure 3.8. An additional gate driver




Figure 3.5: Characterization of isolated DC-DC converter (RECOM RP-2415D) for the TL-2DoF-AGD.

IC is required to sink the gate charge (sink MOSFET) as shown in Figure 3.8. Omitting sinking gate driver IC will create a short circuit path through the pull-low path of the complementary gate driver IC (sinking gate driver IC), i.e., H+ of "Traditional Gate Driver IC" short-circuited via H- of "ST Gate Driver IC". Therefore, the low path of the "Traditional Gate Driver IC" and the "Shoot-Through Gate Driver IC" are kept floating. The sink path is provided through a small signal MOSFET (also called "Sink MOSFET") with a dedicated gate driver IC called the "Sinking Gate Driver IC".

The Under Voltage Lockout (UVLO) feature of the gate driver IC shuts down the output voltage when the supply voltage (in this case, dynamic gate voltage) is below some specified value. It depends on the manufacturer, and in the datasheet, it's mentioned as a  $V_{UVLO}$ . The SiC MOSFETs have a lower threshold voltage than Si MOSFETs and IGBTs [83, 84]. Few gate driver ICs have  $V_{UVLO}$  lower than threshold voltage  $v_{th}$  of SiC MOSFETs [85, 86]. To overcome this problem, the Zener diode ( $D_{zener}$ ) can be attached in series to the output voltage of the gate driver IC as depicted in Figure 3.8. This impacts the shape of the controlled shoot-through current due to the Zener diode's transient impedance ( $Z_z$ ). This is discussed in section 2.2.

A PWM-controlled LDO is used in the TL-2DoF-AGD to generate the third-level gate voltage. PWM-based LPF-filtered DAC creates the reference voltage  $V_{stref}$  for the PWM-controlled LDO. The RC filter converts the PWM duty into a variable analog output voltage known as  $V_{stref}$ . The reference voltage varies from 0 to  $V_{st,max}$ . The PWM-controlled LDO, as illustrated in Figure 3.6, is used to vary the shoot-through voltage  $V_{st}$  by varying  $V_{stref}$ . The  $V_{stref}$  is the varying duty cycle of the control signal. As the floating ground is needed for the HS MOSFET, an optocoupler isolates the control and power sections as depicted in Figure 3.9.

Let  $V_{ref}$  be the reference input voltage to the error amplifier,  $V_{out}$  is the output voltage required ("shoot-through voltage ( $V_{st}$ )" or "dynamic third level gate voltage"),  $R_h$  is high side resistance,  $R_l$  is Low side resistance.

The output of LDO given as,

$$V_{out} = V_{st} = V_{stref} \left( 1 + \frac{R_l}{R_h + R_l} \right) \quad (3.4)$$




Figure 3.6: Low dropout regular (LDO) for third-level dynamic gate voltage generation and sinking MOSFET for higher slew rate during fall time.

Figure 3.8 and Figure 3.9 show the architecture of the level two-degree-of-freedom architecture. The shoot-through gate driver IC and the traditional gate driver IC are connected in parallel. The gate resistances of the traditional and shoot-through gate driver ICs are represented by  $R_G$  and  $R_{G_{st}}$ , respectively. The Schottky diodes  $D_{sch1}$  and  $D_{sch2}$  prohibit the clamping of  $V_{gs}$  with  $V_{st}$ .

The gate driver IC (SI8271) operates in a push-pull mode [85]. As a result, if two gate driver ICs are connected in parallel, the sourcing current ( $I_g$  and  $I_{g_{st}}$ ) of one is short-circuited by the sinking path of the other. Therefore, a distinct sinking route is necessary. The sinking routes of both the traditional gate driver IC and the shoot-through gate driver IC are maintained sinking paths in floating condition. As illustrated in Figure 3.8, the  $V_{gs}$  is applied, charging the MOSFET's gate with  $I_g$  and sinking in the route of  $I_{sink}$ .

Similarly,  $V_{st}$  serves as a shoot-through voltage, and  $I_{g_{st}}$  charges the MOSFET gate and sinks in the  $I_{sink}$  route. When  $V_{gs}$  or  $V_{st}$  is applied to the sinking route, it enters high impedance mode (HiZ).

### 3.3 Maximum and minimum LDO output voltage

In order to generate a reference voltage for the LDO, the control signal from the microcontroller unit (MCU) is converted into an analog signal (Digital to Analog- DAC)




Figure 3.7: Output of Three-level two-degree-of-freedom Active Gate Driver (TL-2Do-AGD).




Figure 3.8: Block diagram of TL-2DoF-AGD: Three gate driver ICs (Si8271) in parallel for traditional, shoot-through and gate turn-off operation.

Input	$V_{DD}$ for GD	$V_{st}$ for ST GD	EN for GD	EN for ST GD	Output
PWM	Power ON	Power ON	High	Low	$V_{gs}$
PWM ST	Power ON	Power ON	High	Low	$\emptyset$
PWM ST	Power ON	Power ON	Low	High	$V_{st}$
PWM	Power ON	Power ON	Low	High	$\emptyset$
PWM	Power ON	Power ON	Low	Low	$\emptyset$
PWM	Power ON	Power ON	High	High	$V_{gs}$

Table 3.1: Truth table for output combination of PWM, PWM ST and EN signals.  $V_{gs}$ : gate to source voltage,  $V_{st}$ : shoot-through voltage,  $\emptyset$ : Pull low. GD stands for “Traditional gate driver IC”, ST GD stands for “Shoot-through gate driver IC”.



using a RC filter. The maximum and minimum output voltage of PWM-controlled LDO is set by reference shoot-through voltage  $V_{stref}$  or by setting  $V_{out} = V_{ref}$  if  $R_h = 0$  or  $R_l = \infty$ . The dropout voltage required to operate the low-dropout regulator is also important. By considering the dropout voltage of LDO, the output voltage (shoot-through voltage  $V_{st}$ ) is given as,

$$V_{st} = V_{DD} - V_{ce} \quad (3.5)$$

The gate driver IC has internal voltage drop [85]. Therefore, the output voltage of third-level voltage generation is given as,

$$V_{st} = V_{DD} - V_r \quad (3.6)$$

Where,  $V_r$  is internal drop across MOSFET gate driver IC.

From Equation 3.5 and Equation 3.6, the total voltage drop observed in the third-level voltage generation is,

$$V_{st} = V_{DD} - V_{ce} - V_r \quad (3.7)$$

The minimum and maximum third-level voltage generated from PWM controlled LDO is given as,

$$V_{st} = V_{out} = \begin{cases} V_{out}^{\max} = V_{DD} - V_{ce} - V_r & \text{maximum output voltage} \\ V_{out}^{\min} = 0 & \text{minimum output voltage} \end{cases} \quad (3.8)$$

The accuracy in third-level dynamic gate voltage generation is an critical due to sensitivity of drain current with respect to the gate voltage.

### 3.4 Optimization of LDO

The slew rate of the third voltage generation determines the bandwidth of the gate driver. Therefore, the faster rise and fall of the third voltage is important. The  $\sigma_{V(r)}$  is the slew rate of voltage during rise time, and  $\sigma_{V(f)}$  is the slew rate of voltage during

fall time. The  $C_{out}$  is the output capacitor, and  $I_{sink}$  is the gate sinking current. From Figure 3.6  $I_{sink}$  is defined as,

$$-I_{sink} = C_{out} \frac{dV_{out}}{dt} \quad (3.9)$$

$$\sigma_{V(f)} = -\frac{I_{sink}}{C_{out}} \quad (3.10)$$

From Equation 3.10, the slew rate during fall time ( $\sigma_f$ ) depends on sinking current  $I_{sink}$ . Therefore, the sinking circuit is proposed to increase the slew as shown in Figure 3.6.

The gate driver efficiency is vital for system efficiency and industrial feasibility. The third voltage generation state is low dropout regulator (LDO); therefore, the LDO Efficiency ( $\eta_{LDO}$ ) is given as,

$$\eta_{LDO} = \frac{V_{out}}{V_{in}} \quad (3.11)$$

The minimum voltage necessary for the shoot-through is around  $\approx 3$  V for SiC MOSFET [86]. From Equation 3.11, the gate driver's efficiency depends on the LDO's efficiency. LDO has a higher loss share in the gate driver than other components. For the gate voltage of 3.3 V, the efficiency becomes  $3.3 \text{ V} / 15 \text{ V}$  becomes 22%. For higher gate voltage, the efficiency is higher 10 V efficiency becomes  $10 \text{ V} / 15 \text{ V} = 66.67\%$ .

The gate driver IC's Under Voltage Lock Down (UVLO) function prevents driving the MOSFET's gate with  $V_{st} < V_{UVLO}$ . As a result, the Zener diode may be used in conjunction with the Gate Driver IC to obtain  $V_{st} < V_{UVLO}$  output of the gate driver IC, where  $V_z$  is Zener voltage, and  $V_{st}$  is shoot-through voltage to driver gate and generate controlled shoot-through.

The shoot-through voltage after the Zener diode is given as,

$$V_{st} = V_{out} - V_z \quad (3.12)$$

The saturation of the LDO prevents  $V_{st}$  from reaching the voltage provided by the power supply, i.e.,  $V_{cc}$ , due to the dropout voltage necessary for optimal LDO functioning. Since components such as resistors, capacitors, and so on are not equal even

when manufactured in identical batches, the difference in the shoot-through voltage (third-level voltage) of HS and LS gate drivers may vary. This issue might be solved by adjusting reference voltage ( $V_{stref}$ ) for each gate driver. Due to the lower threshold voltage of SiC MOSFETs, a shoot-through voltage in the 3 V range is anticipated. With this reduced voltage, however, the gate driver IC enters a voltage lockout condition (UVLO). As a result, the Zener diode generates a shoot-through voltage lower than the UVLO of the gate driver IC [36].




Figure 3.9: Three level two-degree-of-freedom active gate driver (TL-2DoF-AGD). A: Isolated DC-DC power supply (24V - 15V ), B: Optocouplers, C: LDO for 5V logic (15V-5V), D: Third-level voltage generation stage, E: Fixed gate voltage IC (15V), F: ST gate voltage IC, G: Gate driving IC for gate charge sinking small signal MOSFET, H: Schottky diodes, I: Gate resistors, J: High side MOSFET, K: Low side MOSFET (DUT), L: DC-link capacitor

### 3.5 Architecture of Three-level Two Degree of Freedom Active Gate Driver (TL-2DoF-AGD)

The architecture and control logic for the active gate driver is shown in Figure 3.10 and Figure 3.10, respectively. Section 3.1 discusses the design of various stages of the gate driver. To control the gate driver, the enable (EN), PWM (for conventional operation), PWM-ST (for shoot-through operation), PWM- $V_{st,ref}$  for PWM controlled LDO to generate third-level (shoot-through) voltage. When the high side MOSFET is in the saturation region, the LS MOSFET is in a linear region but with lower gate voltage. In this case, due to the higher on-state resistance of LS MOSFET, the heating on the LS happened in a controlled way. The diode  $D_{sch1}$  and  $D_{sch2}$  are required to avoid clamping of output voltages of conventional and shoot-through gate driver ICs. A separate gate driver IC is used to sink the gate current. This can also be done by using an optocoupler.

### 3.6 Worst case analysis (WCA)

The shoot-through voltage is vital in the controlled shoot-through technique. The excessive gate voltage can damage the power device (provided that the shoot-through duration exceeds the allowable short circuit duration or maximum junction temperature). Therefore knowing about the tolerances effect on the shoot-through voltage becomes very important.

The worst-case analysis for PWM controlled stage is done in the subsection. The  $\pm 10\%$  tolerances of capacitors and resistors are considered for the simulation. For the circuit diagram, as shown in Figure 3.12, the ideal output voltage is 4.5 V. With  $\pm 10\%$  the shoot-through voltage ( $V_{st}$ ) varies from 4.90 V to 4 V. The lower shoot-through voltage will not damage the power MOSFET, but the high shoot-through voltage may damage it.

$$V_{st} = V_{ref} \frac{R_2 + R_1}{R_2} = 3V \cdot \frac{1k + 2k}{2k} = 4.5V \quad (3.13)$$




Figure 3.10: Architecture of Three-level two-degree-of-freedom Active Gate Driver (TL-2DoF-AGD).





Figure 3.11: Control signals for the gate driver



```
.param tol=0.1
.function wc(nom,tol) if(rum==1, nom, if(flat(1)>0,nom*(1+tol),nom*(1-tol)))
.step param run 1 100 10
.tran 10m
```

Figure 3.12: Circuit diagram for worst case analysis for shoot-through voltage generation stage. Component tolerances  $\pm 10\%$ .




Figure 3.13: Results for worst case analysis with  $\pm 10\%$  tolerances in the resistors (R1, R2, R4) and capacitor (C1).

### 3.7 Small signal model and stability analysis

The simulation circuit for the stability analysis of the third-level dynamic gate voltage generation stage is shown in Figure 3.15. The stability analysis of the third-level dynamic gate voltage generation stage is important to know the switching frequency of the third-level gate voltage. The small signal model of the third-level dynamic gate voltage generation stage (also termed as ‘‘PWM controlled LDO stage’’) is shown in Figure 3.14. The small signal model of the third-level dynamic gate voltage generation stage, the transfer function (TF), is written as,

$$TF = \frac{V_{out}}{V_{in}} \quad (3.14)$$

Where  $V_{out}$  and  $V_{in}$  are output and input voltages of the third-level voltage generation stage. The  $V_{out} = V_{st}$  and  $V_{stref}$  is reference voltage to the PWM-controlled LDO. The output voltage is third-level dynamic gate voltage (i.e., shoot-through voltage) and the input voltage is the reference voltage from the RC filter (Digital to Analog converter).

Therefore the Equation 3.14 becomes,

$$TF = \frac{V_{st}}{V_{stref}} \quad (3.15)$$

The transfer function becomes,

$$TF = \frac{G(s)}{1 + G(s)H(s)} \quad (3.16)$$

From Figure 3.16, the transfer function becomes,

$$TF = \frac{R_z + R_c + \frac{1}{Cs}}{1 + \left( \frac{R_l}{R_h + R_l} \right) \cdot \left( R_z + R_c + \frac{1}{Cs} \right)} \quad (3.17)$$

The pole-zero analysis of Equation 3.17 is shown in Figure 3.17.






Figure 3.14: Small signal model of dynamic third level gate voltage generation stage.




Figure 3.16: Block diagram of small signal model.

### 3.8 Parasitic turn-on (PTO) of MOSFET

In power electronics, low-side false turn-on is a common phenomenon, as shown in Figure 3.18. This is also known by various names as “ $\frac{dv}{dt}$  induced turn-on”, “spurious turn-on”, “unintentional turn-on”, and “parasitic turn-on” is a common occurrence and shown in Figure 3.18. This false turn-on can potentially damage the MOSFET and affect the overall converter’s reliability.

Any unexpected gate voltage during a controlled shoot-through can damage the

92 **Chapter 3. Development of Three-level Two-degree-of-freedom Active Gate Driver (TL-2DoF-AGD)**




Figure 3.15: Stability analysis of third-level dynamic gate voltage generation stage.

power device. This subsection discussed the relation between gate resistance and induced false turn-on voltage. In the developed gate driver, the negative voltage rail is not used. However, in almost all SiC MOSFET-based converters, the negative power supply rail is used. Variable gate voltage with negative rail can be developed as a future work of this thesis.

Parasitic turn-on happens when the low-side switch's drain-to-source voltage rapidly rises and the high-side switch triggers. This rapid voltage rise creates a displacement current of  $C \cdot \frac{dv}{dt}$  and affects the voltage across the Miller capacitance ( $C_{gd}$ ), a parasitic capacitance that resides between the drain and the gate as shown in Figure 3.19. The displacement current causes the gate and source to create a voltage greater than  $V_{th}$ , which causes the rectifying switch to unintentionally turn on as shown in Figure 3.18.




Figure 3.17: Pole zero analysis of third-level dynamic gate resistance generation stage.




Figure 3.18: Accidental shoot-through of leg. ST: shoot-through,  $I_{drain}$ : Drain current.




Figure 3.19: Charging of miller capacitance and induced voltage higher than threshold voltage

It is crucial to accurately calculate the additive losses due to the controlled shoot-through technique. However, due to the self-turn-on phenomenon, the MOSFET can turn on during the commutation of the HS MOSFET. This results in additional uncontrolled losses.

When drain voltage is applied across the MOSFET, the drain gate current flows and is given as,

$$i = C_{gd} \frac{dv}{dt} \quad (3.18)$$

As a result the induced gate voltage is given as,

$$v_{gs} = R_g C_{gs} \left( 1 - \exp\left(\frac{-t}{(C_{gs} + C_{gs})R_g}\right) \right) \quad (3.19)$$

From Equation 3.19, the gate resistance  $R_g$  is important for the voltage build-up for spurious turn-on. The effect of gate resistance on spurious turn-on voltage is shown in Figure 3.20. An increase in gate resistance up to  $5 \Omega$  results in a sharp increase in the inducted gate voltage. The SiC MOSFETs have a lower turn-on voltage. Therefore, gate resistance of  $5 \Omega$  can generate threshold voltage and result in uncontrolled shoot-through of the leg. From Figure 3.20, the spurious turn-on voltage also increases with an increase in gate resistance value.

### 3.9 Limitations of the proposed Three-level Two-degree-of-freedom Active Gate Driver (TL-2DoF-AGD)

The proposed TL-2DoF-AGD gives fine control over gate voltage by changing the PWM duty cycle as shown in Figure 3.10. However this gate driver also has limitations and summarized as below.

- **Voltage drop in the third-level gate voltage generation:** The third-level gate voltage (also called dynamic gate voltage generation) is generated using PWM-controlled LDO. The voltage drop in the LDO can not be avoided for the operation purpose. The voltage drop must be considered while selecting the gate voltage for the application.
- **Input-output voltage:** The input voltage to the third-level voltage generation stage should be higher than output.
- **Negative gate voltage:** The gate driver does not have the capability to give negative gate voltage during OFF conditions. However, it can be integrated into the future version of the gate driver.




Figure 3.20: Spurious turn-on voltage with increase in gate resistance ( $R_g$ ) (simulation).

### **3.10 Summary**

Chapter 3 gives details about hardware implementation for TL-2DoF-AGD. The design parameters for the gate resistors, third-level gate voltage generation stage, non-linearity in optocoupler, load model, isolated dc-dc gate driver power supply are discussed. The architecture of the proposed gate driver is shown in Figure 3.10. The worst case and stability analysis are also done. The gate driver exhibit limitations such as drop in the output voltage, non-availability of the negative gate voltage.



# Chapter 4

## Results

*The progress and development of man are of immeasurable importance for humanity and are essentially dependent on invention.*

– Nikola Tesla

In this chapter, the results for the controlled shoot-through technique with 3 V, 7.5 V series Zener diode and without Zener diode are discussed. The results are collected at case temperature  $T_c=80^\circ\text{C}$ . The results are collected at drain to source ( $V_{ds}$ ) at 100 V and 300 V. The transfer characteristics are plotted for different  $V_{ds}$  and series Zener diodes.

The effects of a series Zener diode on a controlled shoot-through current are discussed in this chapter. The simulation and experimental results of the effect of self-heating on CST current shape are discussed. The optocouplers are used to get optical isolation (3.7 kV r.m.s.) between the control and power section as shown in Figure A.5 [87]. The PWM control signal is required to control the duty cycle of the reference voltage generation.

## 4.1 CST current due to transient impedance of Zener diode and self-heating

In a two-level active gate driver, the series Zener diode is used to vary the gate voltage as shown in appendix A.1 and A.2. The transient impedance of the series Zener diode alters the gate sourcing current as discussed in Subsection 2.0.1. Resulting in the change in the  $V_{gs}$  and drain current shape.

This also results in a change in the loss model. The effect of transient impedance of series Zener diode is seen by plotting transfer characteristics as shown in Figure 4.4. The 3 V Zener diode offers higher transient impedance as shown in Figure 2.2 and Figure 2.9. Therefore, the shape of the shoot-through current is parabolic. This affects the loss model of the controlled shoot-through technique as discussed in Chapter 2.

The 7.5 V Zener diode offers lower transient impedance than 3 V Zener diode. Therefore, the shoot-through current is almost a square wave, as shown in Figure 4.2 and Figure 4.3.

As discussed, the Zener diode's transient impedance alters the gate current's shape and eventually drain current of the MOSFET. The Three-level two-degree-of-freedom active gate driver (TL-2DoF-AGD) has PWM-controlled third-level voltage generation and can generate up to 3.2 V (operation below this voltage limited by UVLO of gate driver IC). Therefore, a series Zener diode is not required.

TL-2DoF-AGD allows shoot-through current to follow gate to source voltage  $V_{gs}$  path. The shape of the gate to source voltage is almost a square wave, and the shape of the shoot-through current is also almost a square wave, as shown in Figure 4.2 and Figure 4.3. The direct model is used due to the square wave of the shoot-through current. The most accurate losses can be estimated due to the applicability of the direct model.

With the increase in the drain to source voltage ( $V_{ds}$ ), the shoot-through current increases resulting in a rise in the junction temperature ( $T_j$ ). The rise in junction temperature causes a decrease in mobility carrier and hence an increase in the on-state resistance of MOSFET. The shape of the shoot-through current starts to invert

#### **4.1. CST current due to transient impedance of Zener diode and self-heating**

from the inflection point mentioned in Equation 2.20. The self-heating causes an increase in the on-state resistance of the MOSFET as explained in Equation 2.12. This results in a dynamic change in the shoot-through current.

Therefore, the self-heating effect on the shape of the shoot-through current is important for the accurate calculation of controlled shoot-through losses. The simulation for the analysis of the self-heating effect on drain current is done in SIMPLIS/SIMetrix<sup>®</sup> as shown in Figure 4.1. The advanced (referred to as Level-3) electro-thermal model of MOSFET IRPP65R045C7 by Infineon<sup>®</sup> is used for controlled shoot-through simulation. When junction temperature is tied to a constant temperature, the shoot-through current (blue dash line) is constant, as shown in Figure 4.1 (Die to Case thermal impedance will not allow it in the real application).

In Figure 4.1, the junction temperature  $T_j$  is not tied to a constant voltage source and is shown as a magenta line. The dynamic high shoot-through current causes a decrease in mobility carrier. This results in an increase in the on-state resistance of the MOSFET (self-heating). This explains the change in the controlled shoot-through current shape.

The IRPP65R045C7 MOSFET L3 model in SIMPLIS/SIMetrix<sup>®</sup> is used to analyze self-heating on controlled shoot-through current. For experimental validation Wolfspeed<sup>®</sup> C2M0080120D is used.

By considering self-heating, the experimental results are shown in Figure 4.2. When the drain to source voltage  $V_{ds}$  is 100 V, the shoot-through current with a 3V zener diode is almost triangular (approximation). Similarly, 7.5 V series Zener diode case, the shoot-through current shape follows gate voltage. Without a series Zener diode (with TL-2DoF AGD), the drain current follows gate voltage.

For  $V_{ds} = 300$  V, high controlled shoot-through current flows for 7.5 V series Zener diode case and without Zener diode case. The shape of the controlled shoot-through current does not follow the gate current shape (square). The CST current has a positive slope. This means the on-state resistance is higher than  $V_{ds} = 100$  V case. This increase in on-state resistance of the MOSFET is defined as "self-heating".

The junction temperature when drain to source voltage is 100 V and 300 V is seen in Figure 4.5, and its effect on transfer characteristics is shown in Figure 4.4. The




Figure 4.1: Electro-thermal simulation of IRPP65R045C7 MOSFET in SIMPLIS/SIMetrix<sup>®</sup>:  $R_{ds(on)}$  changes with junction temperature due to self-heating. Dashed blue line:  $T_j$  at constant temperature, Blue line:  $T_j$  changes due to shoot-through current, and magma line represent varying  $T_j$  due to shoot-through current. (Simulation)

#### 4.1. CST current due to transient impedance of Zener diode and self-heating103




Figure 4.2: Controlled shoot-through current shape change due to presence of 3V and 7.5V series Zener diode (Experimental). Wolfspeed<sup>®</sup> C2M0080120D SiC MOS-FET,  $V_{ds}=100V$ ,  $T_c=80^\circ C$  (Experimental). Results post-processed in MATLAB<sup>®</sup> and script is available in Appendix B.2.




Figure 4.3: Controlled shoot-through current shape change due to presence of 3V and 7.5V series Zener diode (Experimental). Wolfspeed<sup>®</sup> C2M0080120D SiC MOSFET,  $V_{ds}=300V$ ,  $T_c=80^\circ C$ . Results post-processed in MATLAB<sup>®</sup> and script is available in Appendix B.2.

#### **4.1. CST current due to transient impedance of Zener diode and self-heating**

rise in junction temperature from 80 °C to 104 °C (as shown in Figure 4.5) cause self-heating of devices without Zener diode case and with 7.5 V Zener diode case. The junction temperature in 3 V series Zener diode case is lower in both cases (without Zener diode and 7.5 V Zener diode).

The experimental setup for testing TL-2DoF-AGD for a controlled shoot-through technique is shown in Figure 4.6 and Figure 4.7. The microcontroller unit (MCU) is used for the PWM logic generation. The control board has an OR GATE to combine PWM and PWM-ST (shoot-through) commands. MCU generates EN signal to enable gate signal, i.e.,  $V_{gs}$ . The PWM signal (PWM- $V_{st}$ ) for reference shoot-through voltage is also generated.

These PWM, EN, and PWM- $V_{st}$  are given to TL-2DoF-AGD. The control board and TL-2DoF are optically isolated using optocouplers. The low-side MOSFET is used as a device under test (DUT). The resistive load is used for the loading of the half-bridge.




Figure 4.4: Transfer characteristics (Experimental) of Wolfspeed<sup>®</sup> C2M0080120D SiC MOSFET with 3 V, 7.5 V and without series Zener diode at 100 V and 300 V Drain to source voltage. (Experimental).



#### 4.1. CST current due to transient impedance of Zener diode and self-heating107




Figure 4.5: Simulation of Wolfspeed® C2M0080120D SiC MOSFET Junction temperature in LTspice® with  $V_{ds}=100$  V, 300 V and 3 V, 7.5 V and without series Zener diode. (Simulation).




Figure 4.6: Experimental setup for testing TL-2DoF-AGD for controlled shoot-through technique. Setup containing Microcontroller Control Unit (MCU), control board, Device Under Test (DUT), current probe and Load.

#### 4.1. CST current due to transient impedance of Zener diode and self-heating<sup>09</sup>




Figure 4.7: Complete experimental setup showing high voltage power supply, logic power supply, oscilloscope, gate driver and laptop to upload firmware in onboard microcontroller (STM32F446RE).



# Discussion, Conclusion and Future Work

## Discussion

Chapter 1 discussed different active thermal control techniques. It is classified as switching loss manipulation, loading manipulation, and convection media. The liquid-cooled power module from Danfoss was discussed. The third voltage generation stage is analyzed, and a comparison with the method implemented in this thesis is made. The proposed third-level voltage generation stage's industrial applicability is more than other methods.

The transient impedance term is defined at the initial of Chapter 2. The Zener diode effect on the gate current is analyzed. The inflection point is essential because CST operation in NTC can damage the device. Different loss models with and Without Zener diodes are analyzed. This chapter discusses the design of various components like gate resistors, power supply, and third-level voltage generation. The non-linearity of the optocoupler can give unexpected shoot-through voltage. Therefore linearity of the optocoupler is critical for the PWM-controlled LDO. The architecture and control signals for the gate driver are discussed. The architecture explains the detailed circuit of the TL-2DoF-AGD. The "sink gate driver" can be replaced with the optocoupler to reduce BOM cost. This BOM cost of a complete gate driver may impose a limitation. However, the Application Specific Integrated Circuit (ASIC) can be designed if this gate driver is used on the industrial level.

The Monte-Carlo analysis gives tolerances effect on the output stage of the third-

level voltage. The components with low tolerances should be selected for designing the third-level generation stage (PWM-controlled LDO). With the increase in the switching frequencies, the third-level voltage generation stage should be stable. Therefore, stability analysis for it is done. The false turn-on can give additive losses. Therefore, having lower gate resistance will reduce induced false turn-on voltage. However, with a negative power supply, this can be neglected.

As a result, the experimental validation of CST current shape with 3V, 7.5V Zener diode, and without Zener diode at  $V_{ds}= 100\text{ V}$  and  $300\text{ V}$  completed. With a 3V Zener diode, the CST current shape is approximately triangular. Whereas For  $V_{ds}= 100\text{ V}$  with 7.5V Zener diode, and without Zener diode case, the drain current follows gate voltage and at  $100\text{ V}$ , high on-state resistance is seen, it is called self-heating of the device. The experimental setup for the TL-2DoF-AGD is show in Figure 4.7

## Conclusion

Increase in the temperate gradient of the junction temperature of power electronic devices, resulting in reduced life. Various active thermal control techniques are proposed in the literature to reduce the gradient from conventional air cooling to liquid cooling. Methods for heating up devices were also introduced to reduce temperature differences. A magneto-hydrodynamic pump is proposed to extract junction temperature at the chip level. As discussed in Chapter 2, the heating-up of power electronic devices does not eliminate the CST current shape change due to self-heating. However, if the heat generated at the die is removed instantly (which is not possible due to die-to-case thermal resistance), the self-heating of devices can be avoided, and the shape of the CST current shape is almost square wave as shown in Figure 4.1.

The controlled short circuit (also called controlled shoot-through) technique was proposed in [36]. This produces additive losses along with switching losses by creating a controlled short circuit. The amount of energy dissipated during a short circuit is varied by varying shoot-through duration and/or gate voltage.

While varying gate voltage in [36], the author used a series Zener diode of different combinations. This requires human interference to change the gate voltage. This method takes time and changes in the circuit. Therefore, this thesis proposes

the gate driver with dynamic shoot-through gate voltage (also termed third-level gate voltage).

The series Zener diode offers transient impedance as shown in Figure 2.2. For experimental purposes, the 3V and 7.5V series Zener diodes are selected. The transient impedance offered by the low voltage (3V) series Zener diode is higher than the higher voltage Zener diode (7.5V). Therefore, this affects the gate sourcing current and changes the gate to source voltage, as shown in Figure 2.9. Due to the high transient impedance of the Zener diode, the CST current shape is not as expected. In the case of the 7.5V series Zener diode, the CST current shape is similar to a square wave shape. The CST current is a square wave if in the absence of a series Zener diode.

However, this is true for lower currents (which do not start self-heating). The rise in junction temperature causes a decrease in the mobility carrier. This results in an increase in on-state resistance, and this phenomenon is called self-heating. Therefore, the CST current shape under the self-heating phenomenon is not a square wave or half-parabolic. The loss model by considering self-heating is proposed as Equation 2.30.

### Future work

The research builds the understanding of the self-heating of SiC MOSFET and the proposed loss model by considering it. The application of CST includes heating batteries and thermo-sensitive electrical parameters. The self-heating for Si MOSFET, IGBT, and GaN devices can be studied using TL-2DoF-AGD.

- Nexperia<sup>®</sup>'s research explains that self-heating of MOSFET helps reduce drain current ringing, resulting in fewer components for passing electromagnetic compatibility tests [88]. The proposed gate driver can help in conducting experimental results in measuring an increase in dynamic on-state resistance due to the self-heating of the MOSFET.
- The self-heating phenomenon of the SiC MOSFET is analyzed in this thesis. A similar analysis of the Si-based MOSFET or IGBT can be performed. With an increase in junction temperature, the threshold voltage decreases, and the

on-state resistance of the MOSFET increases. The proposed TL-2DoF-AGD can be used to validate the self-heating phenomenon.

- Circulating current control: High current flows during synchronization of filter-less parallel voltage source inverters [89]. This high current can damage the power devices. Therefore, TL-2DoF-AGD can be used to control the synchronization current. During synchronization of the parallel converter, the third-level gate voltage can dynamically vary and can limit the current. Due to reduced gate voltage, the MOS-based power devices will act as voltage-controlled current sources. After completion of the synchronization current, the traditional gate driver can be used for the operation.
- The DC-link capacitor is a must for the automotive inverter. The discharge of the DC-link capacitor is done through an external resistor; this is called the passive discharge technique. The DC-link capacitor discharged through power modules within a specified time is called the Active discharge technique [90] (also called "Weak Short-Circuit"). The DC-link capacitor must be discharged under the following conditions: 1. Accident or repair 2. Key off. According to Automotive Safety Integrity Level-D (ASIL-D), the DC-link capacitor must be discharged within 2 s [91]. The research proposed in the thesis will help implement the active discharge technique.



**List of publications :**

1. A. Soldati, V. Undre, R. Menozzi, "Investigation on the Thermal Stability of Silicon-carbide MOSFETs operating in Controlled Shoot-through mode", The 25th European Conference on Power Electronics and Applications, Aalborg, Denmark, September 2023 (Unpublished as on 09 July 2023).
2. A. Soldati, V. Undre, C. Concari, B. A. Alsayid and M. H. Dradi, "Parallel Operation of Voltage Source Converters without Filter Inductors: Control of the Circulating Current," 2020 2nd IEEE International Conference on Industrial Electronics for Sustainable Energy Systems (IESES), Cagliari, Italy, 2020, pp. 125-130, doi: 10.1109/IESES45645.2020.9210681.
3. M. Manganelli, V. Undre and A. Soldati, "Optimal Control of Domestic Storage via MPC: the Impact of the Prediction of User Habits, including Power Market and Battery Degradation," 2020 2nd IEEE International Conference on Industrial Electronics for Sustainable Energy Systems (IESES), Cagliari, Italy, 2020, pp. 67-72, doi: 10.1109/IESES45645.2020.9210656.

**Patent:**

- Alessandro Soldati, Patroncini Paolo, Vishal Undre, Dario Fusai, "Sistema per la termoregolazione attiva di batterie in uso su veicoli mediante utilizzo dei convertitori elettronici già presenti a bordo e relativo metodo di controllo", brevetto n. 102021000003269.



## **Appendix A**

# **Schematics for Three-level two-degree-of-freedom active gate driver (TL-2DoF-AGD)**

### **A.1 Simulation circuit for different series Zener diodes**

Simulation circuits for Zener diode in series for the analysis of transient impedance of Zener diodes. Figure A.1: 3 V Zener diode in series, Figure A.2: 7.5 V Zener diode in series, and Figure A.3: **NO** Zener diode in series.

The Figure 3.15 shows pole-zero compensation of feedback path for increasing phase margin and gain margin of the third-level dynamic gate voltage generation stage.

**Appendix A. Schematics for Three-level two-degree-of-freedom active gate driver (TL-2DoF-AGD)**

118




Figure A.1: 3V Zener diode in series with gate driver to generate third level gate voltage.




Figure A.2: 7.5V Zener diode in series with gate driver to generate third level gate voltage.

**Appendix A. Schematics for Three-level two-degree-of-freedom active gate driver (TL-2DoF-AGD)**

120




Figure A.3: Third voltage generation with Three-level two-degree-of-freedom Active Gate Driver (TL-2DoF-AGD) for third-level gate voltage generation.

## **A.2 Three-level Two-degree-of-freedom Active Gate Driver (TL-2DoF-AGD) schematics**

The PWM and PWM ST signals are combined using **OR** gate shown in Figure A.4. The optical isolation of 3.75 kV is enforced between control signals and gate driver shown in Figure A.5.

The Figure A.6 shows schematics for the third-level dynamic gate voltage generation. Different control signals are given to gate driver IC SI8271AB as shown in Figure A.9 [85]. The traditional gate driver and shoot-through gate driver with series Zener diode is also shown. The gate charging sinking circuit pull-low the MOSFET.

122 **Appendix A. Schematics for Three-level two-degree-of-freedom active gate driver (TL-2DoF-AGD)**




Figure A.4: PWM and PWM shoot-through (PWM ST) signals are combined using OR logic gate.



## A.2. Three-level Two-degree-of-freedom Active Gate Driver (TL-2DoF-AGD) schematics

123




Figure A.5: Optocoupler for optical isolation between microcontroller logic and gate driver. The isolation voltage is 3.75 kV.

**Appendix A. Schematics for Three-level two-degree-of-freedom active gate driver (TL-2DoF-AGD)**




Figure A.6: Third voltage generation stage using PWM controlled low dropout regulator.

## A.2. Three-level Two-degree-of-freedom Active Gate Driver (TL-2DoF-AGD) schematics

125




Figure A.7: Traditional gate driver IC are Third voltage gate driver IC in parallel and operate in complementary to each other. The separate gate driving IC for the sinking MOSFET.

126 **Appendix A. Schematics for Three-level two-degree-of-freedom active gate driver (TL-2DoF-AGD)**




Figure A.8: TL-2DoF AGD top layer pcb layout. Design according to IPC<sup>®</sup>-2221.




Figure A.9: TL-2DoF AGD bottom layer pcb layout



## Appendix B

# MATLAB scripts

### B.1 Matlab script for pre-processing and post-processing of experimental data of calculation of transient impedance of Zener diode

```
1 % Matlab Script for the pre-processing and post-processing for finding minimum transient
  impedance
2 % and transfer characteristics of the MOSFET for Controlled Shoot-through Technique.
3 %% Cleaning
4 clc
5 clear
6 close all
7
8 %% Reading traces from results: With zener diode
9 fprintf('Reading data "With Zener" ...\n')
10
11 read_data_with_zener=readmatrix('scope_11.csv');% reading excel file % 30V
12 read_data_with_zener_lpf=readmatrix('scope_12.csv'); % reading excel file % 30V %low pass
  filter (lpf) added for diff probe across Rg
13 time_w_z=read_data_with_zener(:,1); % reading time axis
14 time_w_z=(time_w_z)*10e6; % ms time base
15 I_st_w_z=(read_data_with_zener(:,2)) ; % reading Voltage across zener diode
16 Vzener=(read_data_with_zener(:,6)); % reading Vz
17 VRg_w_z=2*(read_data_with_zener(:,4));
18 Vgs_LS_w_z=(read_data_with_zener(:,5)); % Reading LS gate voltage Vgs LS
19
```

```

20 for m=1:length(Vgs_LS_w_z)
21     if(Vgs_LS_w_z(m)<0) % removing negative values from the Vgs
22         Vgs_LS_w_z(m)=0;
23     end
24 end
25
26 %% %%%%%%%%%%%%%Preprocessing %%%%%%%%%%%%%
27 fprintf('Working on pre-processing on data "With Zener" ...\n')
28 % Vgs_LS_w_z
29 Vgs_LS_w_z = fillmissing(Vgs_LS_w_z,'linear'); % Adding missing files
30 nanIndex_Vgs_LS_w_z = Vgs_LS_w_z<0 | Vgs_LS_w_z>13; % Replacing bad data with NaNs
31 Vgs_LS_w_z(nanIndex_Vgs_LS_w_z) = NaN;
32 OutlierIndex_Vgs_LS_w_z = isoutlier(Vgs_LS_w_z,'median','ThresholdFactor',13); %% Finding
    outliers in your data
33 Vgs_LS_w_z = smoothdata(Vgs_LS_w_z,'movmean',10) ;%% Smoothing noisy data
34
35 % I_st_w_z
36 nanIndex_I_st_w_z = I_st_w_z<0;
37 I_st_w_z(nanIndex_I_st_w_z) = 0;
38 I_st_w_z = fillmissing(I_st_w_z,'linear');
39 OutlierIndex_I_st_w_z = isoutlier(I_st_w_z,'median','ThresholdFactor',50);
40 I_st_w_z = smoothdata(I_st_w_z,'movmean',10);
41
42 % V_z
43 nanIndex_Vzener = Vzener<0;
44 Vzener(nanIndex_Vzener) = NaN;
45 Vzener = fillmissing(Vzener,'linear');
46 OutlierIndex_Vzener = isoutlier(Vzener,'median','ThresholdFactor',3);
47 Vzener = smoothdata(Vzener,'movmean',5);
48
49 %V_Rg
50 % nanIndex_VRg_w_z = VRg_w_z<0.0019;
51 % VRg_w_z(nanIndex_VRg_w_z) = NaN;
52 % VRg_w_z = fillmissing(VRg_w_z,'nearest');
53 % VRg_w_z = filloutliers(VRg_w_z,'linear','median','ThresholdFactor',15);
54 VRg_w_z = smoothdata(VRg_w_z,'movmean',5)
55
56 fprintf('Ig, Zz calculation: "With Zener" ...\n')
57 src_current_w_z= VRg_w_z./3.3; % calculation of gate current. Multiply by 2 to compensate
    ration from diff probe
58 %
59 for k=1:length(src_current_w_z)
60     if(src_current_w_z(k)<=0.019) % removing values less than 0.006
61         src_current_w_z(k)=0.020;

```



## B.1. Matlab script for pre-processing and post-processing of experimental data of calculation of transient impedance of Zener diode

131

```
62     end
63 end
64
65
66 Zz_w_z=(Vzener./src_current_w_z); % Calculating dynamic impedance of Zener diode
67
68
69
70 %% Reading traces from results: Without zener diode
71 fprintf('Reading data "Without Zener" ...\n')
72 read_data_without_zener=readmatrix('setup_25_50V_without_zener.csv'); % reading excel
73     file % 30V
74 time_wout_z=read_data_without_zener(:,1); %reading time axis
75 time_wout_z= (time_wout_z)*10e6;
76 I_st_wout_z=(read_data_without_zener(:,2)) ;% reading gate current
77 VRg_wout=2*(read_data_without_zener(:,6)); % keysight probe was used .. no need to
78     multiply by two factor
79
80 Vgs_LS_wout=(read_data_without_zener(:,5)); % Reading LS gate voltage Vgs LS
81
82 for m=1:length(Vgs_LS_wout)
83     if(Vgs_LS_wout(m)<0) % removing negative values from the Vgs
84         Vgs_LS_wout(m)=0;
85     end
86 end
87
88 %% Preprocessing Without zener diode
89 fprintf('Working on pre-processing on data "Without Zener" ...\n')
90
91 % Vgs_LS_wout
92 nanIndex_Vgs_LS_wout = Vgs_LS_wout<0 | Vgs_LS_wout>13;
93 Vgs_LS_wout(nanIndex_Vgs_LS_wout) = NaN;
94 Vgs_LS_wout = fillmissing(Vgs_LS_wout,'nearest');
95 OutlierIndex = isoutlier(Vgs_LS_wout,'mean','ThresholdFactor',13);
96 Vgs_LS_wout = smoothdata(Vgs_LS_wout,'movmean',10);
97
98 %I_st_wout_z
99 nanIndex_I_st_wout_z = I_st_wout_z<0
100 I_st_wout_z(nanIndex_I_st_wout_z) = NaN;
101 I_st_wout_z = fillmissing(I_st_wout_z,'linear');
102 I_st_wout_z = smoothdata(I_st_wout_z,'movmean',20);
103 %I_st_wout_z = filloutliers(I_st_wout_z,'linear','median','ThresholdFactor',200);
104 %
```

```

104 %V_g_wout
105 nanIndex_VRg_wout = VRg_wout<0.009;
106 VRg_wout(nanIndex_VRg_wout) = NaN;
107 VRg_wout = fillmissing(VRg_wout,'nearest');
108 VRg_wout = smoothdata(VRg_wout,'movmean',5);
109 %VRg_wout = filloutliers(VRg_wout,'movemean','5');
110
111
112
113 fprintf('Ig, Zz calculation: "Without Zener" ...\n')
114 src_current_wout_z=VRg_wout./3.3; % calculation of gate current. Multiply by 2 to
    compensate ration from diff
115
116 Z_src_path_wout_z=VRg_wout./src_current_wout_z;
117
118 %% Printing results
119 %% All signals
120 fprintf('Printing results ...\n')
121 %
122 figure(1)
123 subplot(2,1,1)
124 time_w_z_k=linspace(0,25,length(time_w_z));
125 time_w_z_k=time_w_z_k-0.2; % bad way to add delay
126
127
128
129 %% Plotting
130
131
132 % Plotting Vgs, Ist, Gate Current and Transient Impedance
133 figure(1)
134 subplot(4,1,1)
135 plot(time_w_z_k-12.3,Vgs_LS_w_z,time_wout_z_k-12.3,Vgs_LS_wout)
136 legend({'Vgs-LS-w-z','Vgs-LS-wout-z'},...
137 'Location','northeast')
138 xlabel('time (us)')
139 ylabel('Voltage (V)')
140 title('Vgs with and without zener diode')
141 xlim([0 1])
142
143 subplot(4,1,2)
144 plot(time_w_z_k-12.3,I_st_w_z,time_wout_z_k-12.3,I_st_wout_z)
145 legend({'Id+Ist-w-z','Id+Ist-wout-z'},...
146 'Location','northeast')

```

## B.1. Matlab script for pre-processing and post-processing of experimental data of calculation of transient impedance of Zener diode

133

```
147 xlabel('time (us)')
148 ylabel('Current (A)')
149 title('Id+Ist with and without zener diode')
150 xlim([0 1])
151
152
153 subplot(4,1,3)
154 plot(time_w_z_k-12.3+0.046,src_current_w_z,time_wout_z_k-12.3+0.046,src_current_wout_z)
155 legend({'Gate-current-w-z','Gate-current-wout-z'},...
156 'Location','northeast')
157 xlabel('time (us)')
158 ylabel('Current (A)')
159 title('Gate current with and without zener diode')%
160 xlim([0 1])
161
162 subplot(4,1,4)
163 plot(time_w_z_k-12.3,Zz_w_z,time_wout_z_k-12.3,Z_src_path_wout_z)
164 legend({'Zz-w-z','Rg'},...
165 'Location','northeast')
166 xlabel('time (ms)')
167 ylabel('Zz (\0mega)')
168 title('Transient impedance Zz with and without zener diode')
169 xlim([0 1])
170 print('transient_impedance_Zz','-dpdf')
171
172
173 % Plotting Transfer Characteristics
174 for d=1:length(I_st_w_z)
175     if(d>2100) % removing negative values from the Vgs % if(I_st_w_z(d)>30 | d
176         >3110)
177         I_st_w_z(d)=NaN;
178     end
179 end
180
181
182 for d=1:length(I_st_wout_z)
183     if(d>4000) % removing negative values from the Vgs % if(I_st_wout_z(d)>26 |
184         d>9000)
185         I_st_wout_z(d)=NaN;
186     end
187 end
188
```

```
189 %  
190 figure(3)  
191  
192 plot(Vgs_LS_w_z,I_st_w_z,'b*',Vgs_LS_wout,I_st_wout_z,'o')  
193 xlabel('Vgs-w-z')  
194 ylabel('Idrain-w-z')  
195 xlabel('Voltage (V)')  
196 ylabel('Current (A)')  
197 legend('Id With Zener','Id Without Zener')  
198 title('Transfer characteristics')  
199  
200 hold on  
201 grid on
```

## **B.2 Matlab script for pre-processing and post-processing of self-heating of CST current**

```
1 %% Cleaning
2 clear
3 clc
4 close all
5
6
7 %% Adding path
8 addpath('3V zener/1kHz/3V_100V')
9 addpath('3V zener/1kHz/3V_300V')
10
11 addpath('7.5V zener/1kHz/7.5V_100V')
12 addpath('7.5V zener/1kHz/7.5V_300V')
13
14 addpath('without_zener_diode/1kHz/without_zener_diode_100V')
15 addpath('without_zener_diode/1kHz/without_zener_diode_300V')
16
17 %% Reading temperature data 100V
18 % 3V Zener
19 read_Ist_3V=readmatrix('C1cst_waveforms_3V_1kHz_100V00000.csv');
20 read_Vgs_LS_3V=readmatrix('C2cst_waveforms_3V_1kHz_100V00000.csv');
21 read_Vo_3V=readmatrix('C3cst_waveforms_3V_1kHz_100V00000.csv');
22 read_Vgs_HS_3V=readmatrix('C4cst_waveforms_3V_1kHz_100V00000.csv');
23
24 % 7.5V Zener
25 read_Ist_7V5=readmatrix('C1cst_waveforms_7.5V_1kHz_100V00000.csv');
26 read_Vgs_LS_7V5=readmatrix('C2cst_waveforms_7.5V_1kHz_100V00000.csv');
27 read_Vo_7V5=readmatrix('C3cst_waveforms_7.5V_1kHz_100V00000.csv');
28 read_Vgs_HS_7V5=readmatrix('C4cst_waveforms_7.5V_1kHz_100V00000.csv');
29
30 % Without Zener
31 read_Ist_wout_z=readmatrix('C1cst_waveforms_wout_z_1kHz_100V00000.csv');
32 read_Vgs_LS_wout_z=readmatrix('C2cst_waveforms_wout_z_1kHz_100V00000');
33 read_Vo_wout_z=readmatrix('C3cst_waveforms_wout_z_1kHz_100V00000');
34 read_Vgs_HS_wout_z=readmatrix('C4cst_waveforms_wout_z_1kHz_100V00000');
35
36 %% Reading temperature data 300V
37 % 3V Zener
38 read_Ist_3V_300V=readmatrix('C1cst_waveforms_3V_1kHz_300V00000.csv');
39 read_Vgs_LS_3V_300V=readmatrix('C2cst_waveforms_3V_1kHz_300V00000.csv');
40 read_Vo_3V_300V=readmatrix('C3cst_waveforms_3V_1kHz_300V00000.csv');
```

```
41 read_Vgs_HS_3V_300V=readmatrix('C4cst_waveforms_3V_1kHz_300V00000.csv');
42
43 % 7.5V Zener
44 read_Ist_7V5_300V=readmatrix('C1cst_waveforms_7.5V_1kHz_300V00000.csv');
45 read_Vgs_LS_7V5_300V=readmatrix('C2cst_waveforms_7.5V_1kHz_300V00000.csv');
46 read_Vo_7V5_300V=readmatrix('C3cst_waveforms_7.5V_1kHz_300V00000.csv');
47 read_Vgs_HS_7V5_300V=readmatrix('C4cst_waveforms_7.5V_1kHz_300V00000.csv');
48
49 % Without Zener
50 read_Ist_wout_z_300V=readmatrix('C1cst_waveforms_1kHz_300V00000.csv');
51 read_Vgs_LS_wout_z_300V=readmatrix('C2cst_waveforms_1kHz_300V00000');
52 read_Vo_wout_z_300V=readmatrix('C3cst_waveforms_1kHz_300V00000');
53 read_Vgs_HS_wout_z_300V=readmatrix('C4cst_waveforms_1kHz_300V00000');
54
55
56
57 %% Simulation data
58 % Add paths of the respective folders % simulation
59 addpath(' ../../../../sim/CST_transfer_characteristics/Ltspice_sim/cst_20us')
60
61
62
63 read_data_3V_100V=readmatrix('Tj_3V_100V.txt');
64 read_data_3V_300V=readmatrix('Tj_3V_300V.txt');
65
66 read_data_7V5_100V=readmatrix('Tj_7.5V_100V.txt');
67 read_data_7V5_300V=readmatrix('Tj_7.5V_300V.txt');
68
69 read_data_wout_z_100V=readmatrix('Tj_without_z_100V.txt');
70 read_data_wout_z_300V=readmatrix('Tj_without_z_300V.txt');
71
72 time_Tj_3V_100V= read_data_3V_100V(:,1)*1e6-20
73 time_Tj_7V5_100V= read_data_7V5_100V(:,1)*1e6-20
74 time_Tj_without_z_100V= read_data_wout_z_100V(:,1)*1e6-20
75
76 time_Tj_3V_300V= read_data_3V_300V(:,1)*1e6-20
77 time_Tj_7V5_300V= read_data_7V5_300V(:,1)*1e6-20
78 time_Tj_without_z_300V= read_data_wout_z_300V(:,1)*1e6-20
79
80
81
82 Tj_3V_100V=read_data_3V_100V(:,2)
83 Tj_3V_300V=read_data_3V_300V(:,2)
84
```

## B.2. Matlab script for pre-processing and post-processing of self-heating of CST current

137

```
85 Tj_7V5_100V=read_data_7V5_100V(:,2)
86 Tj_7V5_300V=read_data_7V5_300V(:,2)
87
88
89 Tj_without_z_100V=read_data_wout_z_100V(:,2)
90 Tj_without_z_300V=read_data_wout_z_300V(:,2)
91
92
93 % figure(3)
94 % plot(time_Tj_3V_100V,Tj_3V_100V,'*',...
95 %     time_Tj_3V_300V,Tj_3V_300V,'*-',...
96 %     time_Tj_7V5_100V,Tj_7V5_100V,'x',...
97 %     time_Tj_7V5_300V,Tj_7V5_300V,'x-',...
98 %     time_Tj_without_z_100V, Tj_without_z_100V,'o',...
99 %     time_Tj_without_z_300V, Tj_without_z_300V,'o-')
100 %
101 %
102 %
103 % xlabel('Time(us)')
104 % ylabel('Temperature \circ C')
105 % %xlim([-100 300])
106 % %ylim([0 2])
107 % legend({'Tj 3V zener 100V',...
108 %     'Tj 3V Zener 300V',...
109 %     'Tj 7.5V zener 100V',...
110 %     'Tj 7.5V zener 300V',...
111 %     'Tj without zener 100V',...
112 %     'Tj without zener 300V'},...
113 %     'Location','northeast')
114 % title('Junction temperature with different Vds and 3V, 7.5 V and NO series Zener diode')
115 % print('T_j-different_Vds','-dpdf')
116
117 figure(1)
118 tiledlayout(2,1)
119 nexttile
120 plot(time_Tj_3V_100V,Tj_3V_100V,'*',...
121     time_Tj_7V5_100V,Tj_7V5_100V,'x',...
122     time_Tj_without_z_100V, Tj_without_z_100V,'o')
123 xlabel('Time(us)')
124 ylabel('Temperature \circ C')
125 legend({'Tj 3V zener 100V',...
126     'Tj 7.5V zener 100V',...
127     'Tj without zener 100V'},...
128     'Location','northeast')
```

```

129 title('Junction temperature with Vds=100V')
130
131 nexttile
132
133 plot(time_Tj_3V_300V,Tj_3V_300V,'*-',...
134      time_Tj_7V5_300V,Tj_7V5_300V,'x-',...
135      time_Tj_without_z_300V, Tj_without_z_300V,'o-')
136
137
138 xlabel('Time(us)')
139 ylabel('Temperature \circ C')
140 legend({'Tj 3V Zener 300V',...
141        'Tj 7.5V zener 300V',...
142        'Tj without zener 300V'},...
143        'Location','northeast')
144 title('Junction temperature with Vds=300V')
145 print('T_j_different_Vds','-dpdf')
146
147 %% Read value with condition Vds=100V
148 % 3V Zener
149 Ist_3V=read_Ist_3V(:,2);
150 Vgs_LS_3V=read_Vgs_LS_3V(:,2);
151 Vo_3V=read_Vo_3V(:,2);
152 Vgs_HS_3V=read_Vgs_HS_3V(:,2);
153
154
155 % 7.5V Zener
156 Ist_7V5=read_Ist_7V5(:,2);
157 Vgs_LS_7V5=read_Vgs_LS_7V5(:,2);
158 Vo_7V5=read_Vo_7V5(:,2);
159 Vgs_HS_7V5=read_Vgs_HS_7V5(:,2);
160
161 % Without Zener
162 Ist_wout_z=read_Ist_wout_z(:,2);
163 Vgs_LS_wout_z=read_Vgs_LS_wout_z(:,2);
164 Vo_wout_z=read_Vo_wout_z(:,2);
165 Vgs_HS_wout_z=read_Vgs_HS_wout_z(:,2);
166
167 % Reading time axis
168 time_3V=read_Ist_3V(:,1)*1e6;
169 time_7V5=read_Ist_7V5(:,1)*1e6;
170 time_wout_z=read_Ist_wout_z(:,1)*1e6;
171
172 %% Read value with condition Vds=300V

```



## B.2. Matlab script for pre-processing and post-processing of self-heating of CST current

139

```
173 % 3V Zener
174 Ist_3V_300V=read_Ist_3V_300V(:,2);
175 Vgs_LS_3V_300V=read_Vgs_LS_3V_300V(:,2);
176 Vo_3V_300V=read_Vo_3V_300V(:,2);
177 Vgs_HS_3V_300V=read_Vgs_HS_3V_300V(:,2);
178
179
180 % 7.5V Zener
181 Ist_7V5_300V=read_Ist_7V5_300V(:,2);
182 Vgs_LS_7V5_300V=read_Vgs_LS_7V5_300V(:,2);
183 Vo_7V5_300V=read_Vo_7V5_300V(:,2);
184 Vgs_HS_7V5_300V=read_Vgs_HS_7V5_300V(:,2);
185
186 % Without Zener
187 Ist_wout_z_300V=read_Ist_wout_z_300V(:,2);
188 Vgs_LS_wout_z_300V=read_Vgs_LS_wout_z_300V(:,2);
189 Vo_wout_z_300V=read_Vo_wout_z_300V(:,2);
190 Vgs_HS_wout_z_300V=read_Vgs_HS_wout_z_300V(:,2);
191
192 % Reading time axis
193 time_3V_300V=read_Ist_3V_300V(:,1)*1e6;
194 time_7V5_300V=read_Ist_7V5_300V(:,1)*1e6;
195 time_wout_z_300V=read_Ist_wout_z_300V(:,1)*1e6;
196
197
198
199
200 %% Preprocessing experimental data to plot transfer characteristics Vds=100V
201
202
203 Ist_3V_nanIndex = Ist_3V<0;
204 Ist_3V(Ist_3V_nanIndex) = NaN; %% Replacing bad data with NaNs
205 Ist_3V = fillmissing(Ist_3V,'linear'); %% Filling missing data with using statistical
    techniques
206 Ist_3V = filloutliers(Ist_3V,'linear','median','ThresholdFactor',75); %% Finding and
    replacing outliers in data
207 Ist_3V = smoothdata(Ist_3V,'movmedian',100); %% Smoothing noisy data
208
209 Vgs_LS_3V_nanIndex = Vgs_LS_3V<0;
210 Vgs_LS_3V(Vgs_LS_3V_nanIndex) = NaN; %% Replacing bad data with NaNs
211 Vgs_LS_3V = fillmissing(Vgs_LS_3V,'linear'); %% Filling missing data with using
    statistical techniques
212 Vgs_LS_3V= filloutliers(Vgs_LS_3V,'linear','median','ThresholdFactor',75); %% Finding and
    replacing outliers in data
```

```
213 Vgs_LS_3V = smoothdata(Vgs_LS_3V, 'movmedian', 500); %% Smoothing noisy data
214
215
216
217 Ist_7V5_nanIndex = Ist_7V5<0;
218 Ist_7V5(Ist_7V5_nanIndex) = NaN; %% Replacing bad data with NaNs
219 Ist_7V5 = fillmissing(Ist_7V5, 'linear'); %% Filling missing data with using statistical
    techniques
220 Ist_7V5 = filloutliers(Ist_7V5, 'linear', 'median', 'ThresholdFactor', 75); %% Finding and
    replacing outliers in data
221 Ist_7V5 = smoothdata(Ist_7V5, 'movmedian', 100); %% Smoothing noisy data
222
223 Vgs_LS_7V5_nanIndex = Vgs_LS_7V5<0;
224 Vgs_LS_7V5(Vgs_LS_7V5_nanIndex) = NaN; %% Replacing bad data with NaNs
225 Vgs_LS_7V5 = fillmissing(Vgs_LS_7V5, 'linear'); %% Filling missing data with using
    statistical techniques
226 Vgs_LS_7V5= filloutliers(Vgs_LS_7V5, 'linear', 'median', 'ThresholdFactor', 75); %% Finding
    and replacing outliers in data
227 Vgs_LS_7V5 = smoothdata(Vgs_LS_7V5, 'movmedian', 500); %% Smoothing noisy data
228
229
230
231 Ist_wout_z_nanIndex = Ist_wout_z<0;
232 Ist_wout_z(Ist_wout_z_nanIndex) = NaN; %% Replacing bad data with NaNs
233 Ist_wout_z= fillmissing(Ist_wout_z, 'linear'); %% Filling missing data with using
    statistical techniques
234 Ist_wout_z = filloutliers(Ist_wout_z, 'linear', 'median', 'ThresholdFactor', 75); %% Finding
    and replacing outliers in data
235 Ist_wout_z = smoothdata(Ist_wout_z, 'movmedian', 100); %% Smoothing noisy data
236
237 Vgs_LS_wout_z_nanIndex = Vgs_LS_wout_z<0;
238 Vgs_LS_wout_z(Vgs_LS_wout_z_nanIndex) = NaN; %% Replacing bad data with NaNs
239 Vgs_LS_wout_z = fillmissing(Vgs_LS_wout_z, 'linear'); %% Filling missing data with using
    statistical techniques
240 Vgs_LS_wout_z= filloutliers(Vgs_LS_wout_z, 'linear', 'median', 'ThresholdFactor', 75); %%
    Finding and replacing outliers in data
241 Vgs_LS_wout_z = smoothdata(Vgs_LS_wout_z, 'movmedian', 500); %% Smoothing noisy data
242
243 %% Preprocessing experimental data to plot transfer characteristics Vds=300V
244
245
246 Ist_3V_300V_nanIndex = Ist_3V_300V<0;
247 Ist_3V_300V(Ist_3V_300V_nanIndex) = NaN; %% Replacing bad data with NaNs
```

## B.2. Matlab script for pre-processing and post-processing of self-heating of CST current

141

```
248 Ist_3V_300V = fillmissing(Ist_3V_300V,'linear'); %% Filling missing data with using
      statistical techniques
249 Ist_3V_300V = filloutliers(Ist_3V_300V,'linear','median','ThresholdFactor',75); %% Finding
      and replacing outliers in data
250 Ist_3V_300V = smoothdata(Ist_3V_300V,'movmedian',100); %% Smoothing noisy data
251
252 Vgs_LS_3V_300V_nanIndex = Vgs_LS_3V_300V<0;
253 Vgs_LS_3V_300V(Vgs_LS_3V_300V_nanIndex) = NaN; %% Replacing bad data with NaNs
254 Vgs_LS_3V_300V = fillmissing(Vgs_LS_3V_300V,'linear'); %% Filling missing data with using
      statistical techniques
255 Vgs_LS_3V_300V= filloutliers(Vgs_LS_3V_300V,'linear','median','ThresholdFactor',75); %%
      Finding and replacing outliers in data
256 Vgs_LS_3V_300V = smoothdata(Vgs_LS_3V_300V,'movmedian',500); %% Smoothing noisy data
257
258
259
260 Ist_7V5_300V_nanIndex = Ist_7V5_300V<0;
261 Ist_7V5_300V(Ist_7V5_300V_nanIndex) = NaN; %% Replacing bad data with NaNs
262 Ist_7V5_300V = fillmissing(Ist_7V5_300V,'linear'); %% Filling missing data with using
      statistical techniques
263 Ist_7V5_300V = filloutliers(Ist_7V5_300V,'linear','median','ThresholdFactor',75); %%
      Finding and replacing outliers in data
264 Ist_7V5_300V = smoothdata(Ist_7V5_300V,'movmedian',100); %% Smoothing noisy data
265
266 Vgs_LS_7V5_300V_nanIndex = Vgs_LS_7V5_300V<0;
267 Vgs_LS_7V5_300V(Vgs_LS_7V5_300V_nanIndex) = NaN; %% Replacing bad data with NaNs
268 Vgs_LS_7V5_300V = fillmissing(Vgs_LS_7V5_300V,'linear'); %% Filling missing data with
      using statistical techniques
269 Vgs_LS_7V5_300V= filloutliers(Vgs_LS_7V5_300V,'linear','median','ThresholdFactor',75); %%
      Finding and replacing outliers in data
270 Vgs_LS_7V5_300V = smoothdata(Vgs_LS_7V5_300V,'movmedian',500); %% Smoothing noisy data
271
272
273
274 Ist_wout_z_300V_nanIndex = Ist_wout_z_300V<0;
275 Ist_wout_z_300V(Ist_wout_z_300V_nanIndex) = NaN; %% Replacing bad data with NaNs
276 Ist_wout_z_300V= fillmissing(Ist_wout_z_300V,'linear'); %% Filling missing data with using
      statistical techniques
277 Ist_wout_z_300V = filloutliers(Ist_wout_z_300V,'linear','median','ThresholdFactor',75); %%
      Finding and replacing outliers in data
278 Ist_wout_z_300V = smoothdata(Ist_wout_z_300V,'movmedian',100); %% Smoothing noisy data
279
280 Vgs_LS_wout_z_300V_nanIndex = Vgs_LS_wout_z_300V<0;
281 Vgs_LS_wout_z_300V(Vgs_LS_wout_z_300V_nanIndex) = NaN; %% Replacing bad data with NaNs
```

```

282 Vgs_LS_wout_z_300V = fillmissing(Vgs_LS_wout_z_300V,'linear'); %% Filling missing data
    with using statistical techniques
283 Vgs_LS_wout_z_300V= filloutliers(Vgs_LS_wout_z_300V,'linear','median','ThresholdFactor'
    ,75); %% Finding and replacing outliers in data
284 Vgs_LS_wout_z_300V = smoothdata(Vgs_LS_wout_z_300V,'movmedian',500); %% Smoothing noisy
    data
285
286 %% Plotting
287 % figure(1)
288 % yyaxis left
289 % plot((time_3V)-744-0.34,Vgs_LS_3V,...
290 %      (time_7V5)-240.894,Vgs_LS_7V5,...
291 %      (time_wout_z-744.774),Vgs_LS_wout_z,...
292 %      time_3V_300V-241.172,Vgs_LS_3V_300V,...
293 %      (time_7V5_300V)-240-0.88-0.31,Vgs_LS_7V5_300V,...
294 %      time_wout_z_300V-241.3,Vgs_LS_wout_z_300V)
295 % ylabel('Vgs(V)')
296 %
297 % yyaxis right
298 % plot((time_3V)-744-0.34,Ist_3V,...
299 %      (time_7V5)-240.894, Ist_7V5,...
300 %      (time_wout_z-744.774),Ist_wout_z,...
301 %      (time_3V_300V)-241.172,Ist_3V_300V,...
302 %      (time_7V5_300V)-240-0.88-0.31, Ist_7V5_300V,...
303 %      (time_wout_z_300V)-241.3,Ist_wout_z_300V) % Intentional delay introduced just to see
    the waveforms
304 % xlabel('Time(us)')
305 % ylabel('Ist(A)')
306 % %xlim([-100 300])
307 % %ylim([0 2])
308 % legend({'Vgs 3V zener 100V',...
309 %        'Vgs 7V5 Zener 100V',...
310 %        'Vgs Without Zener 100V',...
311 %        'Vgs 3V zener 300V',...
312 %        'Vgs 7V5 Zener 300V',...
313 %        'Vgs Without Zener 300V',...
314 %        'Ist 3V zener',...
315 %        'Ist 7V5 Zener',...
316 %        'Ist Without Zener',...
317 %        'Ist 3V zener 300V',...
318 %        'Ist 7V5 Zener 300V',...
319 %        'Ist Without Zener 300V'},...
320 %        'Location','northwest')
321 % title('Shoot-through voltage and current(Experiment)at Tc=80^{\circ}C')

```

## B.2. Matlab script for pre-processing and post-processing of self-heating of CST current

143

```
322 % print('Vgs_Ist_Experiment','-dpdf')
323
324 figure(2)
325 tiledlayout(3,1)
326 nexttile
327 %%% 3V Zener Vgst Ist 100V
328 yyaxis left
329 plot((time_3V)-744-0.34,Vgs_LS_3V)
330 ylabel('Vgs(V)')
331
332 yyaxis right
333 plot((time_3V)-744-0.34,Ist_3V)
334 ylabel('Ist (A)')
335 legend('Vgs','Ist',...
336        'Location','northwest')
337 title('Vst and Ist with 3V Zener, Vds=100V and Tc=80^{\circ}C')
338
339 xlim([-10 25])
340 grid on
341 box on
342
343 %%% 7.5V Zener Vgst Ist 100V
344 nexttile
345 yyaxis left
346 plot((time_7V5)-240.894,Vgs_LS_7V5)
347 ylabel('Vgs(V)')
348
349 yyaxis right
350 plot((time_7V5)-240.894, Ist_7V5)
351 ylabel('Ist (A)')
352
353 legend('Vgs','Ist',...
354        'Location','northwest')
355 title('Vst and Ist with 7.5V Zener, Vds=100V and Tc=80^{\circ}C')
356 xlim([-10 25])
357 grid on
358 box on
359
360 %%% Without Zener Vgst Ist 100V
361 nexttile
362 yyaxis left
363 plot((time_wout_z-744.774),Vgs_LS_wout_z)
364 ylabel('Vgs(V)')
365
```

```

366 yyaxis right
367 plot((time_wout_z-744.774),Ist_wout_z)
368 ylabel('Ist (A)')
369
370 legend('Vgs','Ist',...
371        'Location','northwest')
372 title('Vst and Ist withouy Zener, Vds=100V and Tc=80^{\circ}C')
373 xlim([-10 25])
374 grid on
375 box on
376
377 print('Vgs_Ist_Experiment_100V','-dpdf')
378
379 %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
380 figure(3)
381 tiledlayout(3,1)
382 nexttile
383 %%% 3V Zener Vgst Ist 300V
384 yyaxis left
385 plot(time_3V_300V-241.172,Vgs_LS_3V_300V)
386 ylabel('Vgs(V)')
387
388 yyaxis right
389 plot((time_3V_300V)-241.172,Ist_3V_300V)
390 ylabel('Ist (A)')
391
392 legend('Vgs','Ist',...
393        'Location','northwest')
394 title('Vst and Ist with 3V Zener, Vds=300V and Tc=80^{\circ}C')
395 xlim([-10 25])
396 grid on
397 box on
398
399 %%% 7.5V Zener Vgst Ist 300V
400 nexttile
401 yyaxis left
402 plot((time_7V5_300V)-240-0.88-0.31,Vgs_LS_7V5_300V)
403 ylabel('Vgs(V)')
404
405 yyaxis right
406 plot((time_7V5_300V)-240-0.88-0.31, Ist_7V5_300V)
407 ylabel('Ist (A)')
408
409 legend('Vgs','Ist',...

```

## B.2. Matlab script for pre-processing and post-processing of self-heating of CST current

145

```
410     'Location','northwest')
411 title('Vst and Ist with 7.5V Zener, Vds=300V and Tc=80^{\circ}C')
412 xlim([-10 25])
413 grid on
414 box on
415
416
417 %%% Without Zener Vgst Ist 300V
418 nexttile
419 yyaxis left
420 plot(time_wout_z_300V-241.3,Vgs_LS_wout_z_300V)
421 ylabel('Vgs(V)')
422
423 yyaxis right
424 plot((time_wout_z_300V)-241.3,Ist_wout_z_300V)
425 ylabel('Ist (A)')
426
427 legend('Vgs','Ist',...
428     'Location','northwest')
429 title('Vst and Ist with without Zener, Vds=300V and Tc=80^{\circ}C')
430 xlim([-10 25])
431 grid on
432 box on
433 print('Vgs_Ist_Experiment_300V','-dpdf')
434
435 %
436 % figure(1)
437 % yyaxis left
438 % plot((time_3V)-744-0.34,Vgs_LS_3V,...
439 %     (time_7V5)-240.894,Vgs_LS_7V5,...
440 %     (time_wout_z-744.774),Vgs_LS_wout_z,...
441 %     time_3V_300V-241.172,Vgs_LS_3V_300V,...
442 %     (time_7V5_300V)-240-0.88-0.31,Vgs_LS_7V5_300V,...
443 %     time_wout_z_300V-241.3,Vgs_LS_wout_z_300V)
444 % ylabel('Vgs(V)')
445 %
446 % yyaxis right
447 % plot((time_3V)-744-0.34,Ist_3V,...
448 %     (time_7V5)-240.894, Ist_7V5,...
449 %     (time_wout_z-744.774),Ist_wout_z,...
450 %     (time_3V_300V)-241.172,Ist_3V_300V,...
451 %     (time_7V5_300V)-240-0.88-0.31, Ist_7V5_300V,...
452 %     (time_wout_z_300V)-241.3,Ist_wout_z_300V) % Intentional delay introduced just to see
    the waveforms
```

```

453 % xlabel('Time(us)')
454 % ylabel('Ist(A)')
455 % xlim([-100 300])
456 % ylim([0 2])
457 % legend({'Vgs 3V zener 100V',...
458 %       'Vgs 7V5 Zener 100V',...
459 %       'Vgs Without Zener 100V',...
460 %       'Vgs 3V zener 300V',...
461 %       'Vgs 7V5 Zener 300V',...
462 %       'Vgs Without Zener 300V',...
463 %       'Ist 3V zener',...
464 %       'Ist 7V5 Zener',...
465 %       'Ist Without Zener',...
466 %       'Ist 3V zener 300V',...
467 %       'Ist 7V5 Zener 300V',...
468 %       'Ist Without Zener 300V'},...
469 %       'Location','northwest')
470 % title('Shoot-through voltage and current(Experiment)at Tc=80^{\circ}C')
471 % print('Vgs_Ist_Experiment','-dpdf')
472
473
474 %% Plotting transfer characteristics
475 %
476 %
477 for d=1:length(Ist_3V)
478     if(d>1.12e5)
479         Ist_3V(d)=NaN;
480     end
481     if(d<6e4)
482         Ist_3V(d)=NaN;
483     end
484 end
485 %
486 for d=1:length(Ist_7V5)
487     if(d>6.6e4)
488         Ist_7V5(d)=NaN;
489     end
490     if(d<6e4)
491         Ist_7V5(d)=NaN;
492     end
493 end
494
495 for d=1:length(Ist_wout_z)
496     if(d>6.296e4)

```



## B.2. Matlab script for pre-processing and post-processing of self-heating of CST current

147

```
497     Ist_wout_z(d)=NaN;
498     end
499     if(d<6e4)
500         Ist_wout_z(d)=NaN;
501     end
502 end
503 %
504 %
505 for d=1:length(Ist_3V_300V)
506     if(d>1.121e5)
507         Ist_3V_300V(d)=NaN;
508     end
509     if(d<6e4)
510         Ist_3V_300V(d)=NaN;
511     end
512 end
513
514
515 for d=1:length(Ist_7V5_300V)
516     if(d>1.1245e5)
517         Ist_7V5_300V(d)=NaN;
518     end
519     if(d<6e4)
520         Ist_7V5_300V(d)=NaN;
521     end
522 end
523
524
525 for d=1:length(Ist_wout_z_300V)
526     if(d>1.128e5)
527         Ist_wout_z_300V(d)=NaN;
528     end
529     if(d<6e4)
530         Ist_wout_z_300V(d)=NaN;
531     end
532 end
533
534
535 % figure(4)
536 % plot(Vgs_LS_3V,Ist_3V,'*-',...
537 %     Vgs_LS_7V5,Ist_7V5,'x-',...
538 %     Vgs_LS_wout_z,Ist_wout_z,'o-',...
539 %     Vgs_LS_3V_300V,Ist_3V_300V,'*-',...
540 %     Vgs_LS_7V5_300V,Ist_7V5_300V,'x-',...
```

```

541 %     Vgs_LS_wout_z_300V,Ist_wout_z_300V,'o-')
542 % xlabel('Vgs(V)')
543 % ylabel('Ist(A)')
544 % legend({'3V zener 100V',...
545 %     '7.5V Zener 100V',...
546 %     'Without Zener 100V',...
547 %     '3V zener 300V',...
548 %     '7.5V Zener 300V',...
549 %     'Without Zener 300V'},...
550 %     'Location','northwest') % exp – experimental, sim– simulation
551 % % % xlim([0 6])
552 % % % ylim([0 2])
553 % grid on
554 % title('Transfer characteristics of C2M0080120D (Vds=100V and 300V)Tc=80^{\circ}C')
555 %
556
557 figure(4)
558 tiledlayout(2,1)
559 nexttile
560 plot(Vgs_LS_3V,Ist_3V,'*-',...
561     Vgs_LS_7V5,Ist_7V5,'x-',...
562     Vgs_LS_wout_z,Ist_wout_z,'o-')
563 xlabel('Vgs(V)')
564 ylabel('Ist(A)')
565 legend({'3V zener 100V',...
566     '7.5V Zener 100V',...
567     'Without Zener 100V'},...
568     'Location','northwest') % exp – experimental, sim– simulation
569 % % % xlim([0 6])
570 % % % ylim([0 2])
571 grid on
572 title('Transfer characteristics of C2M0080120D (Vds=100V)Tc=80^{\circ}C')
573
574 nexttile
575 plot(Vgs_LS_3V_300V,Ist_3V_300V,'*-',...
576     Vgs_LS_7V5_300V,Ist_7V5_300V,'x-',...
577     Vgs_LS_wout_z_300V,Ist_wout_z_300V,'o-')
578 xlabel('Vgs(V)')
579 ylabel('Ist(A)')
580 legend({'3V zener 300V',...
581     '7.5V Zener 300V',...
582     'Without Zener 300V'},...
583     'Location','northwest') % exp – experimental, sim– simulation
584 % % % xlim([0 6])

```

## B.2. Matlab script for pre-processing and post-processing of self-heating of CST current

149

```
585 %% %ylim([0 2])
586 grid on
587 title('Transfer characteristics of C2M0080120D (300V)Tc=80^{\circ}C')
588
589 print('transfer_characteristics_Experiment','-dpdf')
```

### B.3 Matlab script for characterization of isolated DC-DC converter for gate driver

```
1 % Experimental characterization of Recom RP2415S DC/DC
2
3 %% Cleaning
4 clc
5 clear
6 close all
7
8 %% Input data
9 Vin = [5 10 15 20 24];
10 Vout = [3.29 6.52 9.76 13.10 15.83];
11
12 %% Processing
13 par = polyfit(Vin, Vout, 1);
14 x_points = linspace(0, max(Vin), 100);
15 y_points = polyval(par, x_points);
16 rmserr = std(Vout - polyval(par, Vin));
17
18 %% Results
19 fprintf('Recom RP2415S characterization\n')
20 fprintf('-----\n')
21 fprintf(' Slope: % 4.3f\n', par(1))
22 fprintf(' Origin: % 4.3f\n', par(2))
23 fprintf(' Error: % 4.3f\n', rmserr)
24 figure
25 hold on
26 plot(Vin, Vout, 'b.')
27 plot(x_points, y_points, 'r-')
28 box on
29 grid on
30 xlabel('Input voltage (V)')
31 ylabel('Output voltage (V)')
32 legend({'Data', 'Linear model'}, 'Location', 'northwest')
33 print('dc_dc_characterization', '-dpdf')
```

# Bibliography

- [1] UK Government. *UN Climate Change Conference of the Parties (COP26)*. 2021. URL: <https://ukcop26.org/wp-content/uploads/2021/11/COP26-Negotiations-Explained.pdf>.
- [2] A. Matallana, E. Ibarra, I. López, J. Andreu, J.I. Garate, X. Jordà, and J. Rebollo. Power module electronics in hev/ev applications: New trends in wide-bandgap semiconductor technologies and design aspects. *Renewable and Sustainable Energy Reviews*, 113:109264, 2019. URL: <https://www.sciencedirect.com/science/article/pii/S1364032119304721>, doi:10.1016/j.rser.2019.109264.
- [3] Lakshmi Reddy GopiReddy, Leon M. Tolbert, and Burak Ozpineci. Power cycle testing of power switches: A literature survey. *IEEE Transactions on Power Electronics*, 30(5):2465–2473, 2015. doi:10.1109/TPEL.2014.2359015.
- [4] Ruoyin Wang, Xueliang Huang, and Jiacheng Li. Active thermal management for sic mosfets based on equivalent adjustment of buffer capacitor. *IEEE Transactions on Circuits and Systems II: Express Briefs*, 69(3):1502–1506, 2022. doi:10.1109/TCSII.2021.3135273.
- [5] N. Henze and J. Liu. Reliability consideration of low-power grid-tied inverter for photovoltaic application. 2009.
- [6] Markus Andresen, Ke Ma, Giampaolo Buticchi, Johannes Falck, Frede Blaab-

- jerg, and Marco Liserre. Junction temperature control for more reliable power electronics. *IEEE Transactions on Power Electronics*, 33(1):765–776, 2018. doi:10.1109/TPEL.2017.2665697.
- [7] Pramod Kumar Prasobhu, Vivek Raveendran, Giampaolo Buticchi, and Marco Liserre. Active thermal control of gan-based dc/dc converter. *IEEE Transactions on Industry Applications*, 54(4):3529–3540, 2018. doi:10.1109/TIA.2018.2809543.
- [8] Pogula Naveen and P Ms.Hema Rani. Reliability improvement of igbt employed in boost converter using active thermal control. In *2021 International Conference on Intelligent Technologies (CONIT)*, pages 1–6, 2021. doi:10.1109/CONIT51480.2021.9498456.
- [9] D.A. Murdock, J.E.R. Torres, J.J. Connors, and R.D. Lorenz. Active thermal control of power electronic modules. *IEEE Transactions on Industry Applications*, 42(2):552–558, 2006. doi:10.1109/TIA.2005.863905.
- [10] Markus Andresen, Giampaolo Buticchi, and Marco Liserre. Study of reliability-efficiency tradeoff of active thermal control for power electronic systems. *Microelectronics Reliability*, 58:119–125, 2016. Reliability Issues in Power Electronics. URL: <https://www.sciencedirect.com/science/article/pii/S002627141530264X>, doi:10.1016/j.microrel.2015.12.017.
- [11] Lie Wang, Bas Vermulst, Jorge Duarte, and Henk Huisman. Thermal stress reduction of power mosfet in electric drive application with dynamic gate driving strategy. In *2021 IEEE Applied Power Electronics Conference and Exposition (APEC)*, pages 720–727, 2021. doi:10.1109/APEC42165.2021.9487385.
- [12] Johannes Kuprat, Christoph H. van der Broeck, Markus Andresen, Sven Kalker, Marco Liserre, and Rik W. De Doncker. Research on active thermal control: Actual status and future trends. *IEEE Journal of Emerging and Selected Topics in*

- Power Electronics*, 9(6):6494–6506, 2021. doi:10.1109/JESTPE.2021.3067782.
- [13] Christoph H. van der Broeck, Lukas A. Ruppert, Robert D. Lorenz, and Rik W. De Doncker. Active thermal cycle reduction of power modules via gate resistance manipulation. In *2018 IEEE Applied Power Electronics Conference and Exposition (APEC)*, pages 3074–3082, 2018. doi:10.1109/APEC.2018.8341539.
- [14] Ankit Rohatgi. Webplotdigitizer: Version 4.6, 2022. URL: <https://automeris.io/WebPlotDigitizer>.
- [15] Araz Saleki, Mahmudreza Changizian, Saman Rezazade, and Mohammad Tavakoli Bina. Lifetime extension by varying switching frequency of inverters based on junction temperature estimation. In *2018 9th Annual Power Electronics, Drives Systems and Technologies Conference (PEDSTC)*, pages 259–264, 2018. doi:10.1109/PEDSTC.2018.8343806.
- [16] Paolo Magnone, Hossein Abedini, and Andrea Petucco. “limiting power cycling stress in power mosfets by active thermal control”. *Microelectronics Reliability*, 111:113720, 2020. URL: <https://www.sciencedirect.com/science/article/pii/S0026271419311801>, doi:10.1016/j.microrel.2020.113720.
- [17] Pramod Kumar Prasobhu, Giampaolo Buticchi, Stephan Brueske, and Marco Liserre. Gate driver for the active thermal control of a dc/dc gan-based converter. In *2016 IEEE Energy Conversion Congress and Exposition (ECCE)*, pages 1–8, 2016. doi:10.1109/ECCE.2016.7855131.
- [18] Snubber circuit design methods: Application note. URL: [https://fscdn.rohm.com/en/products/databook/applinote/discrete/sic/mosfet/sic-mos\\_snubber\\_circuit\\_design\\_an-e.pdf](https://fscdn.rohm.com/en/products/databook/applinote/discrete/sic/mosfet/sic-mos_snubber_circuit_design_an-e.pdf)={2020}.

- [19] Jun Wang and Xi Jiang. Review and analysis of sic mosfets' ruggedness and reliability. *IET Power Electronics*, 13(3):445–455, 2020. URL: <https://ietresearch.onlinelibrary.wiley.com/doi/abs/10.1049/iet-pel.2019.0587>, arXiv:<https://ietresearch.onlinelibrary.wiley.com/doi/pdf/10.1049/iet-pel.2019.0587>, doi:10.1049/iet-pel.2019.0587.
- [20] Christoph H. van der Broeck, Lukas A. Ruppert, Robert D. Lorenz, and Rik W. De Doncker. Methodology for active thermal cycle reduction of power electronic modules. *IEEE Transactions on Power Electronics*, 34(8):8213–8229, 2019. doi:10.1109/TPEL.2018.2882184.
- [21] Haoze Luo, Francesco Iannuzzo, Ke Ma, Frede Blaabjerg, Wuhua Li, and Xianning He. Active gate driving method for reliability improvement of igbts via junction temperature swing reduction. In *2016 IEEE 7th International Symposium on Power Electronics for Distributed Generation Systems (PEDG)*, pages 1–7, 2016. doi:10.1109/PEDG.2016.7527079.
- [22] Masahiro Sasaki, Haruhiko Nishio, and Wai Tung Ng. Dynamic gate resistance control for current balancing in parallel connected igbts. In *2013 Twenty-Eighth Annual IEEE Applied Power Electronics Conference and Exposition (APEC)*, pages 244–249, 2013. doi:10.1109/APEC.2013.6520216.
- [23] Lie Wang, Bas J. D. Vermulst, Jorge L. Duarte, and Henk Huisman. Thermal stress reduction and lifetime improvement of power switches with dynamic gate driving strategy. In *2019 21st European Conference on Power Electronics and Applications (EPE '19 ECCE Europe)*, pages P.1–P.8, 2019. doi:10.23919/EPE.2019.8915391.
- [24] Lie Wang, Bas Vermulst, Jorge Duarte, and Henk Huisman. Thermal stress reduction of power mosfet in electric drive application with dynamic gate driving strategy. In *2021 IEEE Applied Power Electronics Conference and Exposition (APEC)*, pages 720–727, 2021. doi:10.1109/APEC42165.2021.9487385.



- [25] Alexis Schindler, Benno Koepl, and Bernhard Wicht. Emc and switching loss improvement for fast switching power stages by di/dt, dv/dt optimization with 10ns variable current source gate driver. In *2015 10th International Workshop on the Electromagnetic Compatibility of Integrated Circuits (EMC Compo)*, pages 18–23, 2015. doi:10.1109/EMCCompo.2015.7358323.
- [26] Gard Lyng Rødal and Dimosthenis Pefitsis. An adaptive current-source gate driver for high-voltage sic mosfets. *IEEE Transactions on Power Electronics*, 38(2):1732–1746, 2023. doi:10.1109/TPEL.2022.3208827.
- [27] Xiang Wang, Haimeng Wu, and Volker Pickert. Design of an advanced programmable current-source gate driver for dynamic control of sic device. In *2019 IEEE Applied Power Electronics Conference and Exposition (APEC)*, pages 1370–1374, 2019. doi:10.1109/APEC.2019.8721941.
- [28] Yanfeng Jiang, Chao Feng, Zhichang Yang, Xingran Zhao, and Hong Li. A new active gate driver for mosfet to suppress turn-off spike and oscillation. *Chinese Journal of Electrical Engineering*, 4(2):43–49, 2018. doi:10.23919/CJEE.2018.8409349.
- [29] Alejandro Paredes Camacho, Vicent Sala, Hamidreza Ghorbani, and Jose Luis Romeral Martinez. A novel active gate driver for improving sic mosfet switching trajectory. *IEEE Transactions on Industrial Electronics*, 64(11):9032–9042, 2017. doi:10.1109/TIE.2017.2719603.
- [30] Infineon Technologies AG. Eicedriver™ real-time adjustable gate current control ic [online]. 2020. URL: [https://www.infineon.com/dgdl/Infineon-1EDx20I12SV-DataSheet-v02\\_03-EN.pdf?fileId=5546d46145f1f3a40145faf0aa200fc1](https://www.infineon.com/dgdl/Infineon-1EDx20I12SV-DataSheet-v02_03-EN.pdf?fileId=5546d46145f1f3a40145faf0aa200fc1) [cited 03-07-2023].
- [31] Xiang Wang, Haimeng Wu, and Volker Pickert. A cost-efficient current-source gate driver for sic mosfet module and its comparison with voltage-source gate driver. In *2020 IEEE 9th International Power Electronics and*

- Motion Control Conference (IPEMC2020-ECCE Asia)*, pages 979–984, 2020. doi:10.1109/IPEMC-ECCEAsia48364.2020.9368201.
- [32] Handong Gui, Zheyu Zhang, Ruirui Chen, Jiahao Niu, Leon M. Tolbert, Fred Wang, Benjamin J. Blalock, Daniel J. Costinett, and Benjamin B. Choi. Current source gate drive to reduce switching loss for sic mosfets. In *2019 IEEE Applied Power Electronics Conference and Exposition (APEC)*, pages 972–978, 2019. doi:10.1109/APEC.2019.8722310.
- [33] ROHM Co. Ltd. Gate driver providing galvanic isolation series [online]. 2015. URL: [https://fscdn.rohm.com/en/products/databook/datasheet/ic/power/gate\\_driver/bm60059fv-c-e.pdf](https://fscdn.rohm.com/en/products/databook/datasheet/ic/power/gate_driver/bm60059fv-c-e.pdf) [cited 03-07-2023].
- [34] Eg120 sic mosfet gate driver ic. URL: <https://www.bosch-semiconductors.com/system-ics/powertrain/eg120/>.
- [35] Alessandro Soldati, Francesco Iannuzzo, Carlo Concari, Davide Barater, and Frede Blaabjerg. Active thermal control by controlled shoot-through of power devices. In *IECON 2017 - 43rd Annual Conference of the IEEE Industrial Electronics Society*, pages 4363–4368, 2017. doi:10.1109/IECON.2017.8216751.
- [36] Alessandro Soldati. *Active Gate Drivers And Wide Band-Gap Devices: Architectures, Applications and Limits*. PhD thesis, Università degli Studi di Parma - Facoltà di Ingegneria, 2017. URL: <https://hdl.handle.net/1889/3599>.
- [37] Alessandro Soldati, Matteo Dalboni, Roberto Menozzi, and Carlo Concari. In-place characterization of on-state voltage for sic mosfets: Controlled shoot-through vs. film heater. *Electronics*, 10(22), 2021. URL: <https://www.mdpi.com/2079-9292/10/22/2745>, doi:10.3390/electronics10222745.

- [38] Dario Fusai, Alessandro Soldati, Davide Lusignani, Paolo Santarelli, and Paolo Patroncini. Model-Based Design of a Pseudo-Cogenerative Heating System for e-Boat Battery Cold Start. *Energies*, 14(4), 2021. URL: <https://www.mdpi.com/1996-1073/14/4/1022>, doi:10.3390/en14041022.
- [39] Alessandro Soldati. Veicoli elettrici e batterie: Nuove tecnologie per una maggiore efficienza. *UniPRicerca Magazine*, 2020. URL: [unipr.it/sites/default/files/allegatiparagrafo/16-12-2020/unipr\\_ricerca\\_dicembre\\_2020.pdf](http://unipr.it/sites/default/files/allegatiparagrafo/16-12-2020/unipr_ricerca_dicembre_2020.pdf).
- [40] Alessandro Soldati, Paolo Patroncini, Vishal Undre, and Dario Fusai. Sistema per latermoregolazione attiva di batterie in uso su veicoli mediante utilizzo dei convertitori elettronici già presenti a bordo erelativo metodo in controllo (system for the active thermoregulation of batteries in use on vehicles by using the electronic converters already present on board and the relative method in control), 2020.
- [41] Ke Ma, Marco Liserre, and Frede Blaabjerg. Reactive power influence on the thermal cycling of multi-mw wind power inverter. *IEEE Transactions on Industry Applications*, 49(2):922–930, 2013. doi:10.1109/TIA.2013.2240644.
- [42] Dennis Kaczorowski, Bastian Michalak, and Axel Mertens. A novel thermal management algorithm for improved lifetime and overload capabilities of traction converters. In *2015 17th European Conference on Power Electronics and Applications (EPE'15 ECCE-Europe)*, pages 1–10, 2015. doi:10.1109/EPE.2015.7309262.
- [43] Dennis Kaczorowski and Axel Mertens. Reduction of the ev inverter chip size at constant reliability by active thermal control. In *2016 IEEE Vehicle Power and Propulsion Conference (VPPC)*, pages 1–0, 2016. doi:10.1109/VPPC.2016.7791759.
- [44] Jin Wang, Ke Zou, and Jeremiah Friend. Minimum power loss control —

- thermoelectric technology in power electronics cooling. In *2009 IEEE Energy Conversion Congress and Exposition*, pages 2543–2548, 2009. doi: 10.1109/ECCE.2009.5316185.
- [45] Cong Li, Da Jiao, Jizhou Jia, Feng Guo, and Jin Wang. Thermoelectric cooling for power electronics circuits: Modeling and active temperature control. *IEEE Transactions on Industry Applications*, 50(6):3995–4005, 2014. doi:10.1109/TIA.2014.2319576.
- [46] Osman S. Senturk, Stig Munk-Nielsen, Remus Teodorescu, Lars Helle, and Pedro Rodriguez. Electro-thermal modeling for junction temperature cycling-based lifetime prediction of a press-pack igbt 3l-npc-vsc applied to large wind turbines. In *2011 IEEE Energy Conversion Congress and Exposition*, pages 568–575, 2011. doi:10.1109/ECCE.2011.6063820.
- [47] Mahera Musallam and C. Mark Johnson. Real-time compact thermal models for health management of power electronics. *IEEE Transactions on Power Electronics*, 25(6):1416–1425, 2010. doi:10.1109/TPEL.2010.2040634.
- [48] Johannes V. Gragger, Claus J. Fenz, Harald Kernstock, and Christian Kral. A fast inverter model for electro-thermal simulation. In *2012 Twenty-Seventh Annual IEEE Applied Power Electronics Conference and Exposition (APEC)*, pages 2548–2555, 2012. doi:10.1109/APEC.2012.6166182.
- [49] Matthew L. Spencer and Robert D. Lorenz. Analysis and in-situ measurement of thermal-mechanical strain in active silicon power semiconductors. In *2008 IEEE Industry Applications Society Annual Meeting*, pages 1–7, 2008. doi: 10.1109/08IAS.2008.360.
- [50] Xiao Zhang and Li-Dong Zhao. Thermoelectric materials: Energy conversion between heat and electricity. *Journal of Materiomics*, 1(2):92–105, 2015. URL: <https://www.sciencedirect.com/science/article/pii/S2352847815000258>, doi:10.1016/j.jmat.2015.01.001.

- [51] Xiang Wang, Alberto Castellazzi, and Pericle Zanchetta. Observer based temperature control for reduced thermal cycling in power electronic cooling. *Applied Thermal Engineering*, 64(1):10–18, 2014. URL: <https://www.sciencedirect.com/science/article/pii/S1359431113008788>, doi:10.1016/j.applthermaleng.2013.12.001.
- [52] Sukhvinder S. Kang. Advanced cooling for power electronics. In *2012 7th International Conference on Integrated Power Electronics Systems (CIPS)*, pages 1–8, 2012.
- [53] Anders Nordelöf, Mikael Alatalo, and Maria Ljunggren Söderman. A scalable life cycle inventory of an automotive power electronic inverter unit—part i: design and composition. *The International Journal of Life Cycle Assessment*, 24(1):78–92, July 2018. doi:10.1007/s11367-018-1503-3.
- [54] Danfoss®. Dcm™1000 next generation automotive traction power module technology platform: Designed to meet the future demand of electric vehicle drivetrains [online]. 2022. URL: [https://files.danfoss.com/download/Drives/HiRes\\_DKSPPB434A102\\_Danfoss\\_DCM1000.pdf](https://files.danfoss.com/download/Drives/HiRes_DKSPPB434A102_Danfoss_DCM1000.pdf) [cited 02-07-2023].
- [55] Danfoss®. Showerpower™cooling concept [online]. 2023. URL: [https://files.danfoss.com/download/Drives/DKSPPM301A302\\_SP%20Application%20note\\_2016.pdf](https://files.danfoss.com/download/Drives/DKSPPM301A302_SP%20Application%20note_2016.pdf) [cited 02-07-2023].
- [56] Fausto Stella, Enrico Vico, Davide Cittanti, Chaohui Liu, Jinliang Shen, and Radu Bojoi. Design and testing of an automotive compliant 800v 550 kva sic traction inverter with full-ceramic dc-link and emi filter. In *2022 IEEE Energy Conversion Congress and Exposition (ECCE)*, pages 1–8, 2022. doi:10.1109/ECCE50734.2022.9948096.
- [57] Yerasimos Yerasimou, Volker Pickert, Bing Ji, and Xueguan Song. Liquid metal magnetohydrodynamic pump for junction temperature control of power mod-

- ules. *IEEE Transactions on Power Electronics*, 33(12):10583–10593, 2018. doi:10.1109/TPEL.2018.2806622.
- [58] Harry C. P. Dymond, Dawei Liu, Jianjing Wang, Jeremy J. O. Dalton, and Bernard H. Stark. Multi-level active gate driver for sic mosfets. In *2017 IEEE Energy Conversion Congress and Exposition (ECCE)*, pages 5107–5112, 2017. doi:10.1109/ECCE.2017.8096860.
- [59] Yuqi Wei, Liyang Du, Xia Du, and Alan Mantooth. Multi-level active gate driver for sic mosfets with paralleling operation. In *2021 IEEE 22nd Workshop on Control and Modelling of Power Electronics (COMPEL)*, pages 1–7, 2021. doi:10.1109/COMPEL52922.2021.9645994.
- [60] Shuang Zhao, Audrey Dearien, Yuheng Wu, Chris Farnell, Arman Ur Rashid, Fang Luo, and Homer Alan Mantooth. Adaptive multi-level active gate drivers for sic power devices. *IEEE Transactions on Power Electronics*, 35(2):1882–1898, 2020. doi:10.1109/TPEL.2019.2922112.
- [61] Hong Li, Yanfeng Jiang, Chao Feng, and Zhichang Yang. A voltage-injected active gate driver for improving the dynamic performance of sic mosfet. In *2019 IEEE Energy Conversion Congress and Exposition (ECCE)*, pages 6943–6948, 2019. doi:10.1109/ECCE.2019.8912602.
- [62] Alessandro Soldati, Carlo Concari, Fabrizio Dossena, Davide Barater, Francesco Iannuzzo, and Frede Blaabjerg. Active thermal control for reliability improvement of mos-gated power devices. In *IECON 2017 - 43rd Annual Conference of the IEEE Industrial Electronics Society*, pages 7935–7940, 2017. doi:10.1109/IECON.2017.8217391.
- [63] ONSEMI. *Zener Theory and Design Considerations*. 2017. URL: onsemi.com/pub/Collateral/HBD854-D.PDF [cited 01-09-2022—2017].
- [64] Ujjwal Karki and Fang Zheng Peng. Effect of gate-oxide degradation on electrical parameters of power mosfets. *IEEE Transactions on Power Electronics*, 33(12):10764–10773, 2018. doi:10.1109/TPEL.2018.2801848.

- [65] Quang Chuc Nguyen, Patrick Tounsi, Jean-Pierre Fradin, and Jean-Michel Reynes. Investigation on the use of the MOSFET SiC body diode for junction temperature measurement. In *IEEE THERMINIC 2020*, Berlin, Germany, September 2020. Fraunhofer Berlin. URL: <https://hal.laas.fr/hal-03655865>.
- [66] S. Dhar, H. Kosina, V. Palankovski, S.E. Ungersboeck, and S. Selberherr. Electron mobility model for strained-si devices. *IEEE Transactions on Electron Devices*, 52(4):527–533, 2005. doi:10.1109/TED.2005.844788.
- [67] M.N. Darwish, J.L. Lentz, M.R. Pinto, P.M. Zeitzoff, T.J. Krutsick, and Hong Ha Vuong. An improved electron and hole mobility model for general purpose device simulation. *IEEE Transactions on Electron Devices*, 44(9):1529–1538, 1997. doi:10.1109/16.622611.
- [68] STEFANO DE FILIPPIS. *MODELING, SIMULATION AND VALIDATION OF THE ELECTRO-THERMAL INTERACTION IN POWER MOSFETS*. PhD thesis, Università degli Studi di NAPOLI “FEDERICO II”- Facoltà INGEGNERIA ELETTRONICA E DELLE TELECOMUNICAZIONI, 2012. URL: [http://www.fedoa.unina.it/9493/1/Stefano\\_de\\_Filippis\\_25.pdf](http://www.fedoa.unina.it/9493/1/Stefano_de_Filippis_25.pdf).
- [69] Nexperia. Power mosfets in linear mode. In *Application Notes*, pages 1–18, 2022. URL: <https://assets.nexperia.com/documents/application-note/AN50006.pdf>.
- [70] Kang Hong, Xiao-Yuan Chen, Yu Chen, Ming-Shun Zhang, Jia-Lei Wang, Shan Jiang, Zhou Pang, Han-Mei Yang, Ning Xue, Hua-Yu Gou, and Lei Zeng. Experimental investigations into temperature and current dependent on-state resistance behaviors of 1.2 kv sic mosfets. *IEEE Journal of the Electron Devices Society*, 7:925–930, 2019. doi:10.1109/JEDS.2019.2937837.
- [71] E. Pop, S. Sinha, and K.E. Goodson. Heat generation and transport in nanometer-scale transistors. *Proceedings of the IEEE*, 94(8):1587–1601, 2006. doi:10.1109/JPROC.2006.879794.

- [72] Sergej Makovejev. *Characterisation of Thermal and Coupling Effects in Advanced Silicon MOSFETs*. PhD thesis, Newcastle University, School of Electrical and Electronic Engineering, 2012. doi:<http://theses.ncl.ac.uk/jspui/handle/10443/1717>.
- [73] ON SEMI. *Application Note: Using MOSFETs in Load Switch Applications*, 2014. Revision 1. URL: <https://www.onsemi.com/pub/Collateral/AND9093-D.PDF>.
- [74] Dr. Axel Kleinitz. Efficient thermal management of power mosfets, vital to improve the reliability of your power conversion application. *ON Semiconductor*. URL: [https://www.onsemi.cn/site/pdf/Efficient\\_Thermal\\_Management\\_of\\_Power\\_MOSFETs.pdf](https://www.onsemi.cn/site/pdf/Efficient_Thermal_Management_of_Power_MOSFETs.pdf).
- [75] Donald Dibra, Matthias Stecher, Stefan Decker, Andreas Lindemann, Josef Lutz, and Christoph Kadow. On the origin of thermal runaway in a trench power mosfet. *IEEE Transactions on Electron Devices*, 58(10):3477–3484, 2011. doi:10.1109/TED.2011.2160867.
- [76] P. Spirito, G. Breglio, V. d’Alessandro, and N. Rinaldi. Thermal instabilities in high current power mos devices: experimental evidence, electro-thermal simulations and analytical modeling. In *2002 23rd International Conference on Microelectronics. Proceedings (Cat. No.02TH8595)*, volume 1, pages 23–30 vol.1, 2002. doi:10.1109/MIEL.2002.1003144.
- [77] A. Consoli, F. Gennaro, A. Testa, G. Consentino, F. Frisina, R. Letor, and A. Magri. Thermal instability of low voltage power-mosfets. *IEEE Transactions on Power Electronics*, 15(3):575–581, 2000. doi:10.1109/63.844518.
- [78] Josef Lutz, Heinrich Schlangenotto, Uwe Scheuermann, and Rik De Doncker. *MOS Transistors and Field Controlled Wide Bandgap Devices*, pages 341–390. Springer International Publishing, Cham, 2018. doi:10.1007/978-3-319-70917-8\_9.



- [79] A. Soldati, R. Menozzi, and C. Concari. In-circuit Shoot-through-based Characterization of SiC MOSFET TSEP Curves for Junction Temperature Estimation. In *2020 IEEE Energy Conversion Congress and Exposition (ECCE)*, pages 2850–2857, 2020. doi:10.1109/ECCE44975.2020.9236131.
- [80] INC VISHAY INTERTECHNOLOGY. Standard thick film chip resistors [online]. 2023. URL: <https://www.vishay.com/docs/20035/dcrcwe3.pdf> [cited 09-07-2023].
- [81] Broadcom / Avago. Acpl-4800 high cmr intelligent power module and gate drive interface optocoupler [online]. 2007. URL: <https://www.mouser.de/datasheet/2/678/av01-0193en-1827855.pdf> [cited 03-07-2023].
- [82] RECOM Power. *RP-xx15D Data Sheet*, 2019. Revision 6. URL: <https://eu.mouser.com/datasheet/2/468/RP-958224.pdf>.
- [83] Maximilian Nitzsche, Christoph Cheshire, Manuel Fischer, Johannes Ruthardt, and Joerg Roth-Stielow. Comprehensive comparison of a sic mosfet and si igt based inverter. In *PCIM Europe 2019; International Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management*, pages 1–7, 2019.
- [84] Jiawei Wang. A comparison between si and SiC MOSFETs. *IOP Conference Series: Materials Science and Engineering*, 729(1):012005, jan 2020. doi:10.1088/1757-899x/729/1/012005.
- [85] Skyworks Solutions. *Si827x Data Sheet*, 2022. Revision A. URL: <https://www.skyworksinc.com/-/media/SkyWorks/SL/documents/public/data-sheets/Si827x.pdf>.
- [86] Wolfspeed Inc. *C2M0080120D Data Sheet*, 2019. Revision D. URL: <https://assets.wolfspeed.com/uploads/2020/12/C2M0080120D.pdf>.

- [87] TOSHIBA. *TLP2372 Optocoupler Data Sheet*, 2020. Revision 2. URL: [https://eu.mouser.com/datasheet/2/408/TLP2372\\_datasheet\\_en\\_20200331-1854166.pdf](https://eu.mouser.com/datasheet/2/408/TLP2372_datasheet_en_20200331-1854166.pdf).
- [88] Nexperia. *Modeling true MOSFET performance using electrothermal models*, 2022. URL: <https://www.nexperia.com/about/news-events/press-releases/Advanced-Electrothermal-models-from-Nexperia-cover-entire-MOSFET-operation.html>.
- [89] Alessandro Soldati, Vishal Undre, Carlo Concari, Basim A. Alsayid, and Muhammad H. Dradi. Parallel operation of voltage source converters without filter inductors: Control of the circulating current. In *2020 2nd IEEE International Conference on Industrial Electronics for Sustainable Energy Systems (IESES)*, volume 1, pages 125–130, 2020. doi:10.1109/IESES45645.2020.9210681.
- [90] Zhihong Wu, Xiezu Su, Yuan Zhu, and Mingkang Xiao. Dc link capacitor active discharge by igbt weak short circuit. *SAE International Journal of Advances and Current Practices in Mobility*, 1(3):1177–1187, apr 2019. doi:10.4271/2019-01-0606.
- [91] Xun Gong. Technical white paper: Design priorities in ev traction inverter with optimum performance. 2022. URL: [https://www.ti.com/lit/wp/sprad58a/sprad58a.pdf?ts=1690029824198&ref\\_url=https%253A%252F%252Fwww.google.com%252F](https://www.ti.com/lit/wp/sprad58a/sprad58a.pdf?ts=1690029824198&ref_url=https%253A%252F%252Fwww.google.com%252F).

# Thanks

First and foremost, I would want to convey my heartfelt thanks to my advisor, Prof. Alessandro Soldati, for his unwavering support and guidance during my Ph.D. His guidance enabled me to get a thorough understanding of power electronics. His expertise and enthusiasm for research will always inspire me to learn for the rest of my life. I am grateful to Prof. Carlo Concari and Dr. Matteo Manganelli for their help in simplifying several concepts. Special thanks also to the other PEx Lab colleagues, from whom I learned many skills.

It was a fantastic experience as a visiting Ph.D. student at the Indian Institute of Technology Roorkee. Prof. Thanga Raj Chelliah offered all the necessary support to carry out experimental work in the lab. The industrial visits to the Rampur Hydropower Plant and the Nathpa Jhakri Hydroelectric Power Plant provided me with an understanding of the electrical machinery utilized in multi-megawatt power plants. It was a pleasure to learn from Prof. Yogesh Hote, Prof. Vijay Mohale, and Dr. Javed Ali about hydro-electric machines, associated power electronics, and control.

I am grateful to my wife for her support during all of life's ups and downs. Without her encouragement, I would not have come this far on the last day of my Ph.D. I am grateful to my parents for believing in me and continued to support my studies despite several adversities.

I want to thank Prof. Marco Locatelli and the University of Parma for organizing this Ph.D. course and providing me with an outstanding infrastructure for the experimental work. Last but not least, I thank all of my school teachers, university professors, and mentors from whom I have learned and will continue to learn.